Paper Titles
Approximating the Minimum-Bounding Box of a 3D Model with Minimum Spans for Flush Edges
p.1099
The Inverse Prediction of the Geometry of a Two Dimensional Plate with a Rectangular Cavity
p.1105
An Interactive Web-Based Learning System for Manufacturing Technology Education
p.1111
Performance Measurement of Implementing Manufacturing Execution System
p.1117
Optimization of Component Placement Scheduling for SMT Assemblies
p.1123
Vehicle Clustering Phenomenon in Automatic Materials Handling Systems in 300mm Semiconductor Manufacturing
p.1129
Diagnosability of Semiconductor Manufacturing Equipment
p.1135
Design and Implementation of Emulators for a Real-World Automated Manufacturing Systems Using Scenario
p.1141
A Hierarchical Self-Organizing Neural Network for Automatic Wafer Defect Inspection
p.1147

Optimization of Component Placement Scheduling for SMT Assemblies

Article Preview

Abstract:

The surface mounting of electronic component is the major manufacturing technology for the electronic products in the last decade. The surface mounting technology (SMT) is an assembly process that assembles the surface mountable component (SMC) and the printed circuit board (PCB) together. The SMT mounter is an automatic assembly machine that processes the SMT assemblies in terms of the optical positioning and robotic handling. The SMT assembly consists of calibrating printed circuit board (PCB); vacuuming components form feeder stations; compensating the orientation of the vacuumed surface mountable component (SMC); and finally placing SMC chips on the PCB. In order to increase the throughput, the synchronous batch vacuuming of SMC components is designed. In addition, different types of component feeding and mixing in each batch increase the difficulties of finding the best component mounting sequence. In this paper, the optimal component placement scheduler is desired to perform higher assembly performance and to reduce the cycle time. The proposed optimal component placement scheduler is developed based on the rule based heuristic search approach. In addition, to evaluate the cycle time of each heuristic search, the route oriented Petri nets (ROPN) based SMT assembly models are constructed. The optimal component placement scheduler can be further determined in terms of evaluating the ROPN SMT assembly models. Finally, the practical test PCB board data is discussed in this paper.

You might also be interested in these eBooks
Progress on Advanced Manufacture for Micro/Nano Technology 2005 View Preview

Info:

Periodical:

Materials Science Forum (Volumes 505-507)

Pages:

1123-1128

DOI:

https://doi.org/10.4028/www.scientific.net/MSF.505-507.1123

Citation:

Cite this paper

Online since:

January 2006

Authors:

Chung Hsien Kuo, M.D. Jeng, J.J. Wing, Tai Hong Wang

Keywords:

Cycle Time Evaluation, Optimal Component Placement Scheduler, Production Modeling, Route Oriented Petri Net, Surface Mount Technology (SMT)

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

© 2006 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

References

[1] Gao, M., Zhou, M.C. and Tang Y., IEEE Transactions on Systems, Man and Cybernetics, Part B, 34(5), 2029 (2004).

Google Scholar

[2] Jeng, M. D and Xie, X., IEEE Transactions on Robotics and Automation, 17(5), 576 (2001).

Google Scholar

[3] Kumar, R. and Li, H., IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, 18(4), 720 (1995).

Google Scholar

[4] Kuo, C. H, Hunag, H.P., Jeng, M.D. and Jeng, L.D., Intl. Journal of Computer Integrated Manufacturing, 18(2), 146 (2005).

Google Scholar

[5] Li, W. and Alidaee, B., IEEE Transactions on Systems, Man and Cybernetics, Part A, 32(2), 173 (2002).

Google Scholar

[6] Moro, A.R., Yu, H. and Kelleher, G., IEEE Transactions on Robotics and Automation, 18(2), 240 (2002).

Google Scholar

[7] Tirpak, T. M, Mohapatra, P.K., Nelson, P.C. and Rajbhandari, R.R., IEEE Transactions on Systems, Man and Cybernetics, Part A, 32(1), 104 (2002).

DOI: 10.1109/3468.995533

Google Scholar

[8] Wang, W., Nelson, P.C. and Tirpak, T.M., IEEE Transactions on Electronics Packaging Manufacturing, 22(2), 137 (1999).

Google Scholar