Paper Title:
Error Recovery System Encoder/Decoder Method and VHDL Design for Saving Memory of Embedded System
  Abstract

Unexpected errors may occur in any embedded systems. An error correction circuitry is used to prevent system errors. Parity bits generated from an encoder are needed to perform an error recovery process. Therefore, to be stored in the memory space should be added. In this paper, Parity bits to be stored without a memory space that can be used to error correction circuitry are proposed. The proposed method was designed in VHDL. The proposed design used the Reed-Solomon (RS) code of an error correction method. Then, 8 bits of information symbols and a symbol error correcting RS code were designed based on the design.

  Info
Periodical
Chapter
Chapter 23: Computer-Aided Design, Manufacturing, and Engineering
Edited by
Wu Fan
Pages
4985-4991
DOI
10.4028/www.scientific.net/AMM.110-116.4985
Citation
B. J. Kim, R. C. Sung, S. H. Jin, "Error Recovery System Encoder/Decoder Method and VHDL Design for Saving Memory of Embedded System", Applied Mechanics and Materials, Vols. 110-116, pp. 4985-4991, 2012
Online since
October 2011
Export
Price
$32.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: Zhong Xun Wang, Peng Xiang Wang
Chapter 9: Electronics and Integrated Circuits, Embedded Technology and Applications
Abstract:The scheme of FPGA hardware implementation based on the RA structure of encoder for q-ary LDPC codes as well as the Max-log-BP decoding are...
1282
Authors: Yi Yun Zhang, Hou Peng Chen, Zhi Tang Song, Ge Zi Li
Chapter 5: Computation Methods and Algorithms for Modeling, Simulation and Optimization, Data Mining and Data Processing
Abstract:An error correcting method of BCH code applicable to memory is proposed. The reliability and yield of memories can be efficiently improved by...
2000