Paper Title:
A High Robust SRAM Bitcell under Optimum-Energy Supply Voltage
  Abstract

Simulation results illustrate that there is an optimum-energy supply voltage point (Vopt) for SoC. And these voltage points normally lie in weak sub-threshold or near-threshold region. Considering about the degraded robustness under this low supply voltage, structural change instead of the sizing change is considered in proposed design. Different from conventional 6T SRAM design, the trip point voltage of proposed design changes according to bit-line voltage values. In this way, its read margin is 45% greater than conventional 6T SRAM. The proposed bit-cell exhibits wide hysteresis effect, making the design less vulnerable to process variation. Its hold margin is 30.2% greater than conventional 6T SRAM. The optimum-energy supply voltage of proposed array (256×16) is 400 mV. At the same time, the power consumption at 400 mV decreases to 16% compared to that at 1200 mV.

  Info
Periodical
Chapter
Chapter 3: Advanced Manufacturing Technology (1)
Edited by
Dongye Sun, Wen-Pei Sung and Ran Chen
Pages
1332-1337
DOI
10.4028/www.scientific.net/AMM.121-126.1332
Citation
N. Bai, R. X. Li, Z. L. Gong, S. B. Tan, "A High Robust SRAM Bitcell under Optimum-Energy Supply Voltage", Applied Mechanics and Materials, Vols. 121-126, pp. 1332-1337, 2012
Online since
October 2011
Export
Price
$32.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: Jun Yang, Ming Qiang Qiu, Kai Huang, Na Bai
Chapter 3: Advanced Manufacturing Technology (1)
Abstract:Combined with partial dynamic threshold MOSFET connection scheme, a high density 7T subthreshold SRAM bitcell operating at supply voltage of...
1279
Authors: Jie Li, Zhuang Zhang, Wei Wei Shan
Chapter 2: Advanced Manufacturing Systems and Equipment
Abstract:As semiconductor technology develops toward very deep submicron or even nanometer, power consumption per unit area increases dramatically....
467
Authors: Jun Yang, Na Bai, Wei Qi Wu, Wei Wei Shan, Zhi Kuang Cai
Chapter 2: Advanced Manufacturing Systems and Equipment
Abstract:In this paper, a SRAM array targeting IBM 130nm CMOS technology is proposed for ultra dynamic voltage scaling (UDVS) application with better...
450
Authors: Bai Tao Lv, Rui Xing Li, Jiafeng Zhu, Na Bai, Xiu Long Wu
Chapter 6: Mechatronics
Abstract:This paper describes a circuit which can enhance the robustness of the subthreshold 6T SRAM bitcell. The proposed circuit can dynamically...
1001
Authors: Sonal Singhal, Rohit Singh, Amit Kumar Singh
Chapter 5: Modeling, Analysis, and Simulation of Manufacturing
Abstract:This paper proposes a low power voltage reference generator in 0.18μm CMOS technology.The circuit presented here includes MOSFETs in sub...
882