Paper Title:
A Probabilistic Cache Sharing Mechanism for Chip Multiprocessors
  Abstract

Capacity sharing is efficient for private L2 caches to utilize cache resources in chip multiprocessors. We propose a probabilistic sharing mechanism using reuse replacement strategy. This mechanism adopts decoupled tag and data arrays, and partitions the data arrays into private and shared regions. Probability is introduced to control the capability of each core to compete shared data resources. We assign high probabilities to cores with stress memory demands and dynamically adjust these probabilities corresponding to the monitored run-time memory demands. Simulation results of PARSEC benchmarks show that our mechanism exceeds conventional LRU managed private cache. Compared with reuse replacement managed private cache without sharing among cores, our mechanism achieves an average L2 miss rate reduction of 8.70%.

  Info
Periodical
Chapter
Chapter 2: Network & Control
Edited by
Robin G. Qiu and Yongfeng Ju
Pages
119-125
DOI
10.4028/www.scientific.net/AMM.135-136.119
Citation
P. X. Yan, J. Jiang, X. J. Yang, M. X. Zhang, "A Probabilistic Cache Sharing Mechanism for Chip Multiprocessors", Applied Mechanics and Materials, Vols. 135-136, pp. 119-125, 2012
Online since
October 2011
Export
Price
$32.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: Shuo Li, Gao Chao Xu, Yu Shuang Dong, Feng Wu
Abstract:With the development of microelectronics technology, Chip Multi-Processor (CMP) or multi-core design has become a mainstream choice for major...
1223
Authors: Shuo Li, Feng Wu
Abstract:In a chip-multiprocessor with a shared cache structure , the competing accesses from different applications degrade the system...
1587
Authors: Thomas Can Hao Xu, Pasi Liljeberg, Hannu Tenhunen
Chapter 14: Computer-Aided Design, Manufacturing and Engineering
Abstract:In this paper, we implement and analyze different Network-on-Chip (NoC) designs with Static Random Access Memory (SRAM) Last Level Cache...
4009
Authors: Juan Fang, Hong Bo Zhang
Chapter 7: Computer Engineering, Software, Communication and Data Processing
Abstract:The “Memory Wall” problem has become a bottleneck for the performance of processor, and on-chip multiprocessor(CMP) aggravates the memory...
253
Authors: Shuo Li, Gao Chao Xu, Xiao Lin Qiao, Feng Wu
Chapter 18: Development Computer Applications in Industry, Networks Applications
Abstract:The chip-multiprocessor (CMP) have been main stream of current processors, and it integrates the multi-core into the chip so that it can make...
2802