Paper Title:
The Analysis on the Parasitic Capacitors Effect of the Fully Differential Architecture of SAR ADC
  Abstract

This paper presents an analysis on the parasitic capacitors effect of the fully differential architecture to provide common-mode rejection. The parasitic capacitors of differential comparator inputs has no effect on the resolution, however, the difference of comparator input parasitic capacitors may has great effect on the resolution. The relationship between the unity capacitor and the parasitic capacitors of the differential comparator inputs is analyzed by giving precise theoretical demonstration. Therefore, a theoretical basis is provided for designers to choose appropriate unity capacitor, process and layout in the design of SAR SAD with fully differential structure.

  Info
Periodical
Edited by
Qi Luo
Pages
342-345
DOI
10.4028/www.scientific.net/AMM.20-23.342
Citation
L. Sun, Q. Y. Dai, C. C. Lee, G. S. Qiao, "The Analysis on the Parasitic Capacitors Effect of the Fully Differential Architecture of SAR ADC", Applied Mechanics and Materials, Vols. 20-23, pp. 342-345, 2010
Online since
January 2010
Export
Price
$32.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: Jiang Feng Sun, Xiu Zhen Xu
Chapter 2: Automatic and Mechanics Engineering
Abstract:There are many kinds of ADC chips which are analog or analog-digital mixed at home and abroad. It can not be integrated into a pure digital...
92
Authors: Chi Chang Lu
Chapter 8: Nanomaterials and Nanomanufacturing
Abstract:A new switched-capacitor multiply-by-two amplifier with an accurate gain of two is presented. The proposed architecture requires only one...
1224
Authors: Xiang Ning Fan, Hao Zheng, Yu Tao Sun, Xiang Yan
Chapter 6: Electronic and Radio Engineering
Abstract:In this paper, a 12-bit 100MS/s pipelined ADC is designed. Capacitance flip-around structure is used in sample and hold circuit, and...
1507
Authors: Xiao Yang Huang, Liu Lei Zhou, Wen Shi Li
Chapter 5: General Mechanical Engineering
Abstract:A 10-bit successive approximation (SAR) analog-to-digital converter (ADC) in 90nm CMOS dedicated for sample rate limited applications is...
1717
Authors: Yutaro Kobayashi, Haruo Kobayashi
Chapter 5: Electronics and Microelectronics
Abstract:This paper describes a redundant Successive Approximation Register Analog-to-Digital Converter (SAR ADC) design method which enables...
118