Paper Title:
Effects of Nanoscale Patterns on the Spectral Absorptance of Wafers
  Abstract

This paper presents a parametric study of the radiative properties of patterned wafers with a polysilicon gate array on the Si substrate, considering the effect of wavelength and polarization. While the gate sizes are very small compared to wavelength, the results show rather unusual phenomena. The absorptance calculated by effective medium theory (EMT) is in agreement with finite-difference time-domain (FDTD) in the cases with small gate and period sizes. With the increase of period and decrease of the ratio of the gate width to the pattern pitch, both EMT and FDTD results for TM mode approach to pure silicon since the grating effect diminishes. Besides, the TE absorptance curve separates from that of plain Si at the wavelength equals to the grating period, this is because the gate can interact with its neighboring region by diffraction and the diffraction effects are weak, when the wavelength is small. It also shows a slight increase in the gate height can drastically increase the absorptance and the increased gate height shifts the peak absorptance to longer wavelength. This work is of great importance for optimization of advanced annealing techniques in semiconductor manufacturing.

  Info
Periodical
Edited by
Zhenyu Du and Bin Liu
Pages
145-148
DOI
10.4028/www.scientific.net/AMM.26-28.145
Citation
A. H. Wang, J. J. Cai, "Effects of Nanoscale Patterns on the Spectral Absorptance of Wafers", Applied Mechanics and Materials, Vols. 26-28, pp. 145-148, 2010
Online since
June 2010
Export
Price
$32.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: Geun Ho Song, Wook Bahng, Nam Kyun Kim, Sang Cheol Kim, K.S. Seo, Eun Dong Kim
661
Authors: Lie Yi Sheng, Johan De Greve, Eddy De Backer, Philippe Verpoort, Jan Ackaert, Filip Bauwens
91
Authors: Mu Chun Wang, Hsin Chia Yang
Laser Processing Technology
Abstract:Continuous-wave green laser-crystallized (CLC) single-grainlike polycrystalline silicon n-channel thin-film transistors (poly-Si n-TFTs)...
1926
Authors: Chun Jen Weng
Abstract:As the nanotechnology gate is scaling down, the fabrication technology of gate spacer for CMOS transistor becomes more critical in...
91
Authors: Yasuhiro Kagawa, Rina Tanaka, Nobuo Fujiwara, Katsutoshi Sugawara, Yutaka Fukui, Naruhisa Miura, Masayuki Imaizumi, Shuhei Nakata, Satoshi Yamakawa
Chapter IV: SiC Devices and Circuits
Abstract:This paper investigates thereduction of parasitic resistance (JFET resistance) betweenthe p-well and the grounded p-type gate-oxide...
761