Paper Title:
Mapping Routing Lookup Algorithm on Many-Core Architecture Based on SPM and Cache Mixed Method
  Abstract

With the development of the computing ability of many-core processor, the acceleration of parallel programs on many-core has become the research focus. The network packet processing is an important application of large-scale parallel processing. Thus, many researchers have great interests on the acceleration of packet processing on many-core processor. We select the IP routing lookup algorithm as our target application. We have analyzed the feature of packet lookup algorithm based on binary tree and propose a novel parallel lookup algorithm SCMRL (Spm and Cache Mixed Routing Lookup). We describe the whole process of SCMRL in details. The results of experiments on Godson-T many-core architecture show the better performance than the baseline algorithm.

  Info
Periodical
Edited by
Qi Luo
Pages
1226-1231
DOI
10.4028/www.scientific.net/AMM.58-60.1226
Citation
L. Yu, Z. Y. Liu, D. R. Fan, Y. K. Ma, F. L. Song, X. C. Ye, W. Z. Xu, "Mapping Routing Lookup Algorithm on Many-Core Architecture Based on SPM and Cache Mixed Method", Applied Mechanics and Materials, Vols. 58-60, pp. 1226-1231, 2011
Online since
June 2011
Export
Price
$32.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: Shuo Li, Gao Chao Xu, Yu Shuang Dong, Feng Wu
Abstract:With the development of microelectronics technology, Chip Multi-Processor (CMP) or multi-core design has become a mainstream choice for major...
1223
Authors: Shuo Li, Feng Wu
Abstract:In a chip-multiprocessor with a shared cache structure , the competing accesses from different applications degrade the system...
1587
Authors: Juan Fang, Hong Bo Zhang
Chapter 7: Computer Engineering, Software, Communication and Data Processing
Abstract:The “Memory Wall” problem has become a bottleneck for the performance of processor, and on-chip multiprocessor(CMP) aggravates the memory...
253
Authors: Bo Yuan, Jin Dou Fan, Bin Liu
Chapter 5: Information Technologies, WEB and Networks Engineering, Information Security, Software Application and Development
Abstract:Traditional network processors (NPs) adopt either local memory mechanism or cache mechanism as the hierarchical memory structure. The local...
1969