Paper Title:
The Viterbi Decoding Scheme for FPGA
  Abstract

This paper analyzes the principle of Viterbi algorithm which can be used in the norm of the mobile communication system. Then a new Viterbi decoding scheme of (2, 1, 7) convolutional code is presented for FPGA implementation. To take advantage of the FPGA, a new branch weight algorithm and uniform state weight memories is used. At last, a new decoding circuit which can work on 35MHz and can achieve 120 kbs in decoding speed was designed. To use the design of survival path exchange register module, it can decrease the power consumption and the RAM size.

  Info
Periodical
Edited by
Helen Zhang and David Jin
Pages
835-840
DOI
10.4028/www.scientific.net/AMM.63-64.835
Citation
K. Han, Z. L. Deng, L. M. Xu, "The Viterbi Decoding Scheme for FPGA", Applied Mechanics and Materials, Vols. 63-64, pp. 835-840, 2011
Online since
June 2011
Export
Price
$32.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: Hong Kun Zhang, Wen Jun Li
Chapter 12: Industrial Robot and Automation
Abstract:The Transmission Control Unit (TCU) of Automated Mechanical Transmission (AMT) can not only control drive train to shift automatically but...
1787
Authors: Mohd Azlan Abu, Harlisya Harun, Mohammad Yazdi Harmin, Noor Izzri Abdul Wahab
Chapter 7: Applied Decisions in Energy and Power Research
Abstract:To provide fast digital communications systems, energy efficient, high-performance, low power is critical for decoding mobile receiver...
734