Paper Title:
Etching Process Effects of CMOS Transistor Gate Manufacturing Nanotechnology Fabrication Integration
  Abstract

As the nanotechnology gate is scaling down, the fabrication technology of gate spacer for CMOS transistor becomes more critical in manufacturing processes. For CMOS technologies, sidewall spacers play an important role in the control of short channel effects by offsetting ion implantation profiles from the edge of the gate. A sidewall spacer patterning technology yields critical dimension variations of minimum-sized features much smaller than that achieved by optical Complementary Metal–Oxide–Semiconductor (CMOS) fabrication processes integration. The present study is to overcome the fabrication limitations and more particularly focus on etching processes integration on structural and formation processing for complementary metal oxide semiconductor nanofabrication process on gate spacer technology and electrical characteristics performance of nanotechnology gate structure were included. Based on the investigation of the etching effect and interface film variation on the electrical characteristics of the gate oxide on etching profile and their impacts on the sidewall transistor gate structure, a novel etching integration process for optimal controlled sidewall gate spacer fabrication was developed.

  Info
Periodical
Edited by
Abdul Nassir bin Ibrahim, Meor Yusoff Meor Sulaiman, Wan Saffiey Wan Abdullah, Mohd Reusmaazran Yusof, Amry Amin Abas and Khairiah Mohd Yazid
Pages
91-96
DOI
10.4028/www.scientific.net/AMM.83.91
Citation
C. J. Weng, "Etching Process Effects of CMOS Transistor Gate Manufacturing Nanotechnology Fabrication Integration", Applied Mechanics and Materials, Vol. 83, pp. 91-96, 2011
Online since
July 2011
Authors
Export
Price
$32.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: Erich Kasper, Hans Joachim Müssig, Hermann G. Grimmeiss
Abstract:Requirements and applications for three different scenarios in material science of microelectronics are discussed. Dimension scaling...
17
Authors: Mitsuo Okamoto, Miwako Iijima, Tsutomu Yatsuo, Kenji Fukuda, Hajime Okumura
Abstract:We fabricated 4H-silicon carbide (SiC) Complementary Metal-Oxide-Semiconductor (CMOS) devices with wet gate oxidation processing. The channel...
995
Authors: K. Senthil Kumar, Saptarsi Ghosh, Anup Sarkar, S. Bhattacharya, Subir Kumar Sarkar
Chapter 23: Computer-Aided Design, Manufacturing, and Engineering
Abstract:With the emergence of mobile computing and communication, low power device design and implementation have got a significant role to play in...
5150
Authors: Guang Yaw Hwang, J.H. Liao, S.F. Tzou, Mark Lin, Autumn Yeh, David Lou, Eason Chen, Weien Huang, Gowri Kamarthy, Kai Dong Xu, Amulya Athayde
Chapter 1: FEOL Surface Chemistry, Etching and Passivation
Abstract:Beginning at the 45nm node, the semiconductor industry is moving to high-k gate dielectrics and metal gate electrodes for CMOS logic devices...
57
Authors: R.A.R. Young, David Clark, Jennifer D. Cormack, A.E. Murphy, Dave A. Smith, Robin. F. Thompson, Ewan P. Ramsay, S. Finney
Chapter 10: Device and Application
Abstract:Silicon Carbide devices are capable of operating as a semiconductor at high temperatures and this capability is being exploited today in...
1065