Paper Title:
Power Dissipation Analysis of Adiabatic Circuits and Active Leakage Power Estimation in Nanometer CMOS Processes
  Abstract

The leakage dissipations of nano-circuits have become a critical concern. Estimating the leakage power of nano-circuits is very important in low-power design. This paper presents a new estimation technology for the active leakage dissipations of adiabatic logic circuits. Based on the power dissipation models of adiabatic circuits, active leakage dissipations are estimated by testing total leakage dissipations with additional capacitances on load nodes of the adiabatic circuits using HSPICE simulations. Taken as an example, the estimation for dynamic and active leakage power dissipations of CPAL (Complementary Pass-transistor Adiabatic Logic) circuits is demonstrated using the proposed estimation technology. The simulation results show that the proposed estimation technology can accurately estimate the active leakage dissipations of CPAL circuits with an accepted error over a wide range of frequencies.

  Info
Periodical
Advanced Materials Research (Volumes 121-122)
Edited by
Donald C. Wunsch II, Honghua Tan, Dehuai Zeng, Qi Luo
Pages
97-102
DOI
10.4028/www.scientific.net/AMR.121-122.97
Citation
W. Q. Zhang, L. Su, L. F. Ye, J. P. Hu, "Power Dissipation Analysis of Adiabatic Circuits and Active Leakage Power Estimation in Nanometer CMOS Processes", Advanced Materials Research, Vols. 121-122, pp. 97-102, 2010
Online since
June 2010
Export
Price
$32.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: Yang Bo Wu, Jian Ping Hu, Hong Li
Abstract:In deep sub-micro CMOS process, the leakage power is becoming a significant proportion in power dissipation. Hence, estimating the leakage...
625
Authors: Jian Ping Hu, Xiao Ying Yu, Xiao Lei Sheng
Abstract:This paper introduces a leakage reduction technique using dual threshold CMOS in CPAL (complementary pass-transistor adiabatic logic)...
148
Authors: Wei Qiang Zhang, Yu Zhang, Jian Ping Hu
Abstract:With the decrease of the power supply voltage, the thickness of the gate oxide has been also scaled down in CMOS technologies using gate...
1919
Authors: Jian Ping Hu, Li Fang Ye, Li Su
Abstract:Leakage current is becoming a significant contributor to power dissipations in nanometer CMOS circuits due to the scaling of oxide thickness....
1930
Authors: Hong Li, Jia Guo Zhu, Jian Ping Hu
Abstract:With rapid technology scaling, the leakage dissipation is becoming a major source in CMOS circuits because of the increasing sub-threshold...
1937