Paper Title:
DSAR: A New Segmentation Scheme for Input Buffered Switches
  Abstract

Input Buffered switches can not directly deal with variable size packets. The variable length packets need to be segmented into fixed length cells before scheduling. Then segmentation and reassembly (SAR) must be used. The traditional SAR scheme can lead to significant loss of fabric bandwidth due to the padding bytes, which requires speed up in switch fabric to compensate for this bandwidth loss. The improved scheme called cell merging can reduce the bandwidth loss greatly but it has low scalability and it is difficult to select suitable merging size. In this paper, we propose a new method of SAR for Input buffered switches using the queue information of switches and can adjust the segment size dynamically. New scheme is suitable for different traffic model and can provide an excellent delay performance. We evaluate DSAR scheme using simulation, the results show that it outperforms existing segmentation schemes in Input Buffered switches.

  Info
Periodical
Edited by
Dehuai Zeng
Pages
682-685
DOI
10.4028/www.scientific.net/AMR.159.682
Citation
Z. J. Gao, H. X. Zeng, Y. Xia, "DSAR: A New Segmentation Scheme for Input Buffered Switches", Advanced Materials Research, Vol. 159, pp. 682-685, 2011
Online since
December 2010
Export
Price
$35.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: Michael C. Edmondson, L. Tang, A. Kern
Abstract:Microcontrollers are small devices commonly used for control purposes over a wide range of applications. As the control strategies and the...
45
Authors: Peng Wang, Shu Qiao Chen, Hong Chao Hu
Abstract:The limitations in complexities and extensibilities of current scheduling policies based on combined input and cross-point queuing switch...
1819
Authors: Mei Yue Yang, Peng Wang, Xiang Tao Li, Sheng Ping Zhu
Abstract:The limitations in complexity and scalability of current combined input and cross-point queuing switching scheduling policies are first...
2101
Authors: Yu Jun Yang, Rong Bin Hu, Jia Che
Chapter 5: Power Systems and Electronics, Microelectronics and Embedded, Integrated Systems, Electric Applications
Abstract:In this paper, a 12-bits DAC in 0.18um SiGe HBT process is presented. The DAC consists of a 4:1 MUX, standard input interfaces and LVDS...
4283
Authors: Fang Miao, Yue Zhang, Li Feng
Chapter 2: Computer Networks, Communications Technology
Abstract:In this paper, an effective multicast stream scheduling mechanism in PON is proposed. The weights of buffered queues in the SCB port of OLT...
125