Paper Title:
A Case Study: Low Power Design-for-Testability Features of a Multi-Core Processor Godson-T
  Abstract

This paper describes the low power test challenges and features of a multi-core processor, Godson-T, which contains 16 identical cores. Since the silicon design technology scales to ultra deep submicron and even nanometers, the complexity and cost of testing is growing up, and the test power of such designs is extremely curious, especially for multicore processors. In this paper, we use the modular design methodology and scaleable design-for-testability (DFT) structure to achieve low test power, at the same time, an improved test pattern generation method is studied to reduce test power further more. The experimental results from the real chip show that the test power and test time are well balanced while achieving acceptable test coverage and cost.

  Info
Periodical
Advanced Materials Research (Volumes 301-303)
Chapter
Chapter 2: Measuring and Testing Techniques
Edited by
Riza Esa and Yanwen Wu
Pages
1237-1242
DOI
10.4028/www.scientific.net/AMR.301-303.1237
Citation
D. Wang, D. R. Fan, Y. Hu, "A Case Study: Low Power Design-for-Testability Features of a Multi-Core Processor Godson-T", Advanced Materials Research, Vols. 301-303, pp. 1237-1242, 2011
Online since
July 2011
Export
Price
$32.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: Ping Zhou, Dong Feng Liu
Chapter 22: Metrology and Measurement
Abstract:The rapid development of manufacturing industry making the pursuit of equipment performance increasingly demanding. Proceeded from design,...
4234
Authors: Yi Lu, Cheng Yu Huo, Ai Jun He
Chapter 2: Future Materials Technology and Biomedicine
Abstract:Bioelectrical impedance measurement is a widely used biomedical detecting technology. However, most traditional bioelectrical impedance...
409
Authors: Yi Zhuo Liu, Ke Xin Yin, Gang Liu, Hui Ran Sun
Chapter 4: New Materials, Applications and Processes
Abstract:In this paper a system level DFT strategy with JTAG is presented to test an industrial communication and control SoC . A SoC generally...
513