Paper Title:
Design of High-Speed and Low-Power Two-Channel Pipeline ADC
  Abstract

This paper describes a low-power 1.2 V 8-bit 1Gs/s two-channel pipeline ADC. The novelty of the designed ADC lies in: ameliorating the two-channel pipeline structure that consists of 1.5-bit multiplying DAC (MDAC). In order to reduce the power consumption and improve the sampling speed, the dual-channel pipeline Time Division Multiplexing operation amplifier and double or single channel flash ADC are used; in the front-end Sample-and-Hold circuits, switch-linearization control circuits(SLC) driven by a single clock signal is applied to solve the problem of time-skew and time mismatch between two channels. The pipeline ADC is designed with 90 nm CMOS process. From the simulation results of the designed ADC, we can draw that the SFDR is 42.3 dB; the SNR is 32.7 dB under the usual temperature. The ADC achieves 21 mW power-dissipation, 8 resolution and 1.01 GS/s sampling speed. So the design meets high speed, high precision and low power dissipation at the same time.

  Info
Periodical
Advanced Materials Research (Volumes 328-330)
Chapter
Chapter 3: Mechatronics and Automation
Edited by
Liangchi Zhang, Chunliang Zhang and Zichen Chen
Pages
1820-1823
DOI
10.4028/www.scientific.net/AMR.328-330.1820
Citation
L. Cheng, J. Xu, Y. X. Zhang, N. Yang, "Design of High-Speed and Low-Power Two-Channel Pipeline ADC", Advanced Materials Research, Vols. 328-330, pp. 1820-1823, 2011
Online since
September 2011
Export
Price
$32.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: Chi Chang Lu
Chapter 8: Nanomaterials and Nanomanufacturing
Abstract:A new switched-capacitor multiply-by-two amplifier with an accurate gain of two is presented. The proposed architecture requires only one...
1224
Authors: Xiang Ning Fan, Hao Zheng, Yu Tao Sun, Xiang Yan
Chapter 6: Electronic and Radio Engineering
Abstract:In this paper, a 12-bit 100MS/s pipelined ADC is designed. Capacitance flip-around structure is used in sample and hold circuit, and...
1507
Authors: Hui Yong Sun, Peng Cao
Chapter 3: Data Acquisition and Data Processing, Computational Techniques
Abstract:The Time-Interleaved ADC(TIADC) is an effective method for implement ultra high-speed data acquisition. However, the errors of channel...
978
Authors: R. Zou
Chapter 3: Electronic and Embedded Systems
Abstract:A fully-differential switched-capacitor sample-and-hold amplifier (SHA) used in a 10-bit 30-MS/s pipeline analog-to-digital converter (ADC)...
244