Paper Title:
An Automatic SoC Design Methodology for Integration and Verification
  Abstract

The increasing complexity of current SoC design brings a great challenge to SoC designer for fast SoC RTL integration and effective verification. In this paper, an automatic SoC integration methodology based on IP-XACT standard is proposed as a complete and effective solution for low-level RTL simulation, FPGA emulation and ASIC implementation. A bottom-up approach is adopted for design integration and verification from component level, to SoC core level, and then to final chip level. The three-core MPSoC case study not only gives the detailed usage and analysis on the proposed methodology, but also shows its efficiency to integrate a complex SoC design and its feasibility for correct SoC implementation.

  Info
Periodical
Advanced Materials Research (Volumes 383-390)
Chapter
Chapter 8: Modeling, Analysis, and Simulation of Manufacturing Processes
Edited by
Wu Fan
Pages
2222-2230
DOI
10.4028/www.scientific.net/AMR.383-390.2222
Citation
D. Ma, K. Huang, S. W. Xiu, X. L. Yan, J. Feng, J. L. Zeng, H. T. Ge, "An Automatic SoC Design Methodology for Integration and Verification", Advanced Materials Research, Vols. 383-390, pp. 2222-2230, 2012
Online since
November 2011
Export
Price
$32.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: Qing Chen Kong, Guang Can Zhang, Yong Xin Li
Chapter 3: Mechatronics and Automation
Abstract:This paper introduces a design of ASIC with the advantages of high performance, low power, low cost and short development cycle, which is...
1663
Authors: Yu Ying Yuan, Yong Gang Luo
Chapter 12: Computer-Aided Design, Manufacturing and Engineering
Abstract:Logic design and verification is the frontend of ASIC (Application Specific Integrated Circuit), and is a very important design part during...
4578
Authors: Quan Run Fan, Feng Pan
Chapter 7: Computer-Aided Design and Technology
Abstract:In traditional EDA flow, Technology mapping is performed after logic synthesis. Besides programmable logic blocks, heterogeneous FPGAs also...
1866
Authors: Li Zhou, Jun She An, Qing Wen Fang, Fei Cai
Chapter 9: Design, Industry and Manufacturing Technologies
Abstract:ASIC (Application Specific Integrated Circuit) technology is mature and widely used in many fields. It is a trend to integrate some common...
611
Authors: Qiu Hong Song
Chapter 1: Applied Mechanics, Mechanical Engineering, Mechatronics, Automation and Control
Abstract:Deformation measurement is an important content of engineering surveying and the main objects of the deformation measurement are civilians,...
773