FPGA-Based Realization and Simulation of Channel De-Interleaving in TD-LTE System

Article Preview

Abstract:

This paper is based on the FPGA-based realization of Channel De-interleaving in LTE system, including simulation, synthesis and board-level verification on the Virtex-6 chip. Implementation results show that, the encoding and decoding algorithm applied to the TD-LTE RF conformance testing instrument has advantages of high efficiency and good reliability.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 926-930)

Pages:

1931-1934

Citation:

Online since:

May 2014

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] J. Shen, S. J. Suo, H. Y. Quan: 3GPP Long Term Evolution (LTE) Technology Principle and System Design (Ren Min University of Posts and Telecommunications Press, China 2008), pp.2-42.

Google Scholar

[2] Martin Roder and Raouf Hamzaoui: Fast Tree-Trellis List Viterbi Decoding, IEEE Trans Communications, Vol. 53 (2006) No. 3, pp.453-460.

DOI: 10.1109/tcomm.2006.869812

Google Scholar

[3] Y. W. Xia: Verilog Digital System Design Tutorial (Beihang University Press, China 2008).

Google Scholar

[4] 3GPP TS 36. 211 v1. 10. 10. 10: Multiplexing and Channel Coding (Release 10), (2010).

Google Scholar

[5] P. Li: IEEE Commun. Magazine, Vol. 43 (2005) No. 6, pp.519-523.

Google Scholar

[6] Y. Jun, S. X. Cheng: Global Telecommunications Conference, Vol. 3 (1992), pp.1410-1413.

Google Scholar

[7] F. T. Chen, X. W. Li, D. Wang, etc.: Mobile Communication Receiver Design Theory and Implementation (Science Press, China 2011).

Google Scholar