Paper Title:
Fabrication and Characterisation of MIS Organic Memory Devices
  Abstract

There is a current upsurge in research on devices with nanoparticles embedded in dielectrics. Such structures can operate as memories with high speed, high density, low voltage and low cost. Here, we report on hybrid gold nanoparticle-based metal-insulator-semiconductor (MIS) memory devices combining silicon technology and organic thin film deposition. The nanoparticles are deposited using a self-assembly technique at room temperature onto a 4.5 nm thermal silicon oxide layer. A 40 nm thin film of pentacene (deposited by flash thermal evaporation), polymethylmethacrylate (spin coated) and cadmium arachidate (deposited using the Langmuir- Blodgett technique) are used as insulators. Distinct capacitance-voltage (C-V) hysteresis is observed with a memory window that increases linearly with increasing voltage programming range. Clockwise and anticlockwise hysteresis in devices based on p-type and n-type silicon, respectively are observed, indicating that charges are injected from the top electrode to the nanoparticles rather than tunnelling through the thin SiO2 layer. However, thermal growth of SiO2 at a temperature below 800 °C resulted in a hysteresis in the opposite direction. The detailed electrical behaviour of the MIS devices will be discussed.

  Info
Periodical
Edited by
Pietro VINCENZINI and Giuseppe D'ARRIGO
Pages
474-479
DOI
10.4028/www.scientific.net/AST.54.474
Citation
M. F. Mabrook, D. Kolb, C. Pearson, D.A. Zeze, M.C. Petty, "Fabrication and Characterisation of MIS Organic Memory Devices", Advances in Science and Technology, Vol. 54, pp. 474-479, 2008
Online since
September 2008
Export
Price
$32.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: Jung Min Kim, Hyun Jung Her, Jeong Min Son, Y. Khang, Eun Hye Lee, Yong Sang Kim, Y.J. Choi, C.J. Kang
Abstract:Scanning probe microscope (SPM) with a conducting tip was used to electrically probe silicon nanocrystals (Si NCs) embedded in a SiO2 layer....
1094
Authors: Jeong Hyun Moon, Da Il Eom, Sang Yong No, Ho Keun Song, Jeong Hyuk Yim, Hoon Joo Na, Jae Bin Lee, Hyeong Joon Kim
Abstract:The La2O3 and Al2O3/La2O3 layers were grown on 4H-SiC by atomic layer deposition (ALD) method. The electrical properties of La2O3 on 4H-SiC...
1083
Authors: Pawel A. Sobas, Ulrike Grossner, Bengt G. Svensson
Abstract:Using impedance spectroscopy (IS) for the characterization of SiO2/4H-SiC (MOS) structures, insight on the capacitive and resistive...
501
Authors: Hsin Chia Yang, Mu Chun Wang
Abstract:The characteristics and feasibility of the dielectric can be evaluated by the deposition of the dielectric in between two electrodes to form...
554
Authors: Ming Kwei Lee, Chih Feng Yen, Sheng Hsiung Yang, Jung Chan Lee, Chi Hsuan Cheng, Wei Hau Cheng
Chapter 10: Power Electronics and Power Drives
Abstract:The (NH4)2 S treatment was used for the reduction of native oxides and passivation on GaAs. Atomic layer deposited...
1945