Parameter Fluctuations in Multiple Patterned Deca-nm Scaled CMOS Structures
|Periodical||Journal of Nano Research (Volume 17)|
|Main Theme||Journal of Nano Research Vol. 17|
|Citation||Klaus T. Kallis et al., 2012, Journal of Nano Research, 17, 157|
|Online since||February, 2012|
|Authors||Klaus T. Kallis, John T. Horstmann, H.L. Fiedler|
|Keywords||CMOS Technology, Device Parameter Fluctuations, Double Patterning, Matching, Scaling, Sub-50 Nm-MOS-Transistors|
Multiple Patterning Seems to Be One of the Most Promising Solutions for the Gap between the 193 Nm Immersion Lithography and the 13.5 Nm EUV Lithography for Industrial Manufacturing of Ultra Large Scaled Integrated CMOS Circuits . the Used Techniques in this Paper Lead to an Excellent Homogeneity and Uniformity of the Channel Length and Width which Enables a Fundamental Statistical Analysis of the Electrical Transistor Parameters. the Process Flow Has Been Optimized to Minimize the Active Channel Area and to Achieve a Sufficient Yield for a Trustworthy Statistical Analysis. while the Channel Length Is Defined by a Single Deposition- and Etchback Technique the Active Area Is Defined by a Composition of Multiple Spacers that Lead to a Diffusion Stop Barrier. the Statistical Analysis of these Devices Shows Dramatically Increasing Fluctuations of the Threshold Voltage if the Device Dimensions Are Decreased.