Paper Title:
Design and Manufacture of Energy-Recycling Pads for Low-Power Chips
  Abstract

Energy-recycling output pad cells for driving adiabatic chips are designed, which have been fabricated with Chartered 0.35um process and tested. The proposed energy-recycling output pad cells include mainly bonding pads, electrostatic discharge (ESD) protection circuits, and two stage energy-recycling buffers that are used to drive the large load capacitances on chip pads. The two stage energy-recycling buffers are realized using CPAL (Complementary Pass-transistor Adiabatic Logic) and PAL-2N (pass-transistor adiabatic logic with NMOS pull-down configuration), respectively. For comparison, a conventional output pad cell is also embedded in the test chip. The function verifications and energy loss tests for the three output pad cells are carried out. The energy consumption of the proposed two energy-recycling output pad cells has large savings over a wide range of frequencies, as compared with the conventional CMOS counterparts, since the energy on large load capacitances in the chip pads can be well recycled.

  Info
Periodical
Key Engineering Materials (Volumes 460-461)
Edited by
Yanwen Wu
Pages
467-472
DOI
10.4028/www.scientific.net/KEM.460-461.467
Citation
W. Q. Zhang, L. Su, J. Wang, B. B. Liu, J. P. Hu, "Design and Manufacture of Energy-Recycling Pads for Low-Power Chips", Key Engineering Materials, Vols. 460-461, pp. 467-472, 2011
Online since
January 2011
Export
Price
$32.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: Yang Bo Wu, Jian Ping Hu, Hong Li
Abstract:In deep sub-micro CMOS process, the leakage power is becoming a significant proportion in power dissipation. Hence, estimating the leakage...
625
Authors: Jian Ping Hu, Xiao Ying Yu, Xiao Lei Sheng
Abstract:This paper introduces a leakage reduction technique using dual threshold CMOS in CPAL (complementary pass-transistor adiabatic logic)...
148
Authors: Wei Qiang Zhang, Yu Zhang, Jian Ping Hu
Abstract:With the decrease of the power supply voltage, the thickness of the gate oxide has been also scaled down in CMOS technologies using gate...
1919
Authors: Jian Ping Hu, Li Fang Ye, Li Su
Abstract:Leakage current is becoming a significant contributor to power dissipations in nanometer CMOS circuits due to the scaling of oxide thickness....
1930
Authors: Jian Ping Hu, Xiao Ying Yu, Bin Bin Liu
Abstract:Power-efficient multipliers are essential for micro systems, where low-power signal processing hardware is demanded. This paper presents an...
473