Paper Title:
A Fast Design Space Exploration Method for Reconfigurable Architecture Based on Loop Optimization
  Abstract

Using FPGA for general-purpose computation has become a hot research topic in high-performance computing technologies. However, the complexity of design and resource of FPGA make applying a common approach to solve the problem with mixed constraints impossible. Aiming at familiar loop structure of the applications, a design space exploration method based on FPGA hardware constrains is proposed according to the FPGA chip features, which combines the features of the corresponding application to perform loop optimization for reducing the demand of memory. Experimental results show that the method significantly improves the rate of data reuse, reduces the times of external memory access, achieves parallel execution of multiple pipelining, and effectively improves the performance of applications implemented on FPGA.

  Info
Periodical
Key Engineering Materials (Volumes 467-469)
Edited by
Dehuai Zeng
Pages
812-817
DOI
10.4028/www.scientific.net/KEM.467-469.812
Citation
D. Zhang, R. C. Zhao, L. Han, W. F. Liang, J. Qu, X. N. Liu, "A Fast Design Space Exploration Method for Reconfigurable Architecture Based on Loop Optimization", Key Engineering Materials, Vols. 467-469, pp. 812-817, 2011
Online since
February 2011
Export
Price
$32.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: Yong Hui Chen, Xiao Hui Zeng, Gong Quan Tan
Abstract:For a first-order lag process with dead-time models (FOPDT) under step load disturbances, optimal parameters of proportional and integral...
1938
Authors: Jun Kang
Abstract:The Quality of performance of Networked control system (NCS) depends on the quality of network service. To guarantee the limit of quality of...
228
Authors: Hui Yang, Shu Ming Chen, Tie Bin Wu
Materials and Its Applications
Abstract:Instruction compression technique overcomes the drawbacks of traditional VLIW architectures with low density in the instruction cache....
146
Authors: Jian Jun Yang, Hong Zhan, Ji Wen Tan, Yu Cheng Ding
Chapter 5: Frontiers of Mechanical Engineering
Abstract:In laser processing, optimizing the shortest process time is not equal to optimizing the shortest path, and the spare travel time decided the...
1504