Paper Title:
RTP Requirements for CMOS Integration of Dual Work Function Phase Controlled Ni-FUSI (Fully Silicided) Gates with Simultaneous Silicidation of nMOS (NiSi) and pMOS (Ni-Rich Silicide) Gates on HfSiON
  Abstract

CMOS integration of dual work function phase controlled Ni FUSI with simultaneous silicidation of nMOS (NiSi) and pMOS (Ni-rich) gates on HfSiON is demonstrated. Linewidth independent phase control with smooth threshold voltage (Vt) roll-off characteristics is achieved for NiSi, Ni2Si and Ni31Si12 FUSI gates by controlling the Ni-to-Si reacted ratio through optimization of the thermal budget of silicidation (prior to selective Ni removal). A 2-step Ni FUSI process enables simultaneous silicidation of nMOS and pMOS FUSI gates, achieving different Ni/Si ratios on nMOS and pMOS by reduction of the pMOS poly height through a selective and controlled poly etch-back prior to gate silicidation. The RTP1 temperature process window to obtain NiSi or Ni3Si2 at the FUSI/dielectric interface (needed for nMOS devices) is significantly widened for spike anneals as compared to soak anneals. Good overlap between the RTP1 process window for nMOS and pMOS devices is achieved by the reduction of the poly-Si height for pMOS.

  Info
Periodical
Materials Science Forum (Volumes 573-574)
Edited by
W. Lerch and J. Niess
Pages
341-351
DOI
10.4028/www.scientific.net/MSF.573-574.341
Citation
A. Lauwers, J. Kittl, K. Maex, "RTP Requirements for CMOS Integration of Dual Work Function Phase Controlled Ni-FUSI (Fully Silicided) Gates with Simultaneous Silicidation of nMOS (NiSi) and pMOS (Ni-Rich Silicide) Gates on HfSiON", Materials Science Forum, Vols. 573-574, pp. 341-351, 2008
Online since
March 2008
Export
Price
$32.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: Bang Hung Tsao, Jacob Lawson, James D. Scofield
Abstract:AlNi and Ni2Si based ohmic contacts to p-type 4H-SiC have been produced using low energy ion implantation, a Ti contact layer, and...
903
Authors: Martin Trentzsch, Christian Golz, Karsten Wieczorek, Rolf Stephan, Tilo Mantei, Boris Bayha, Susanne Ohsiek, Michael Raab, Zsolt Nényei, Wilfried Lerch, Jürgen Niess, Waltraud Dietl, Christoph Kirchner, Georg Roters
Abstract:In this work we present a comprehensive comparison of ultra thin thermally nitrided (TN) to plasma nitrided (PN) gate dielectrics (GD). We...
153
Authors: Sharifah Fatmadiana Wan Muhamad Hatta, Dayanasari Abdul Hadi, Norhayati Soin
Abstract:This paper presents the effects imposed on the reliability of advanced-process CMOS devices, specifically the NBTI degradation, subsequent to...
1862
Authors: Tan Yong Siang, Seah Boon Meng, Leong Lup San, Liu Huang, Zainab Ismail, Alex See
Chapter 2: Wet Etching
Abstract:The salicide (self-aligned silicide) technology involves selective wet etching step of non-reacted metal with respect to metal silicides. It...
37
Authors: Christian T. Banzhaf, Michael Grieb, Martin Rambach, Anton J. Bauer, Lothar Frey
Chapter IV: SiC Devices and Circuits
Abstract:This study focuses on the evaluation of different post-trench processes (PTPs) for Trench-MOSFETs. Thereto, two different types of inert gas...
753