Paper Title:
Aqueous Based Single Wafer Cu/Low-k Cleaning Process Characterization and Integration into Dual Damascene Process Flow
  Abstract

As device features scale down to 90nm and Cu/low-k films are employed for back end interconnects, post etch and ash residue cleaning becomes increasingly challenging due to the higher aspect ratio of the features, tighter CD control requirements, sensitivity of the low-k films, and the requirement for high wet etch selectivity between CuxO and Cu. Traditional solvent based cleaning in wet benches has additional issues such as wafer cross-contamination and high disposal cost [1, 2]. We have developed a novel aqueous solution (AQ) based single wafer cleaning process to address these challenges. The results of physical characterization, process integration electrical data, and process integration reliability data such as electromigration (EM) and stress migration data are presented. The main conclusions can be summarized as follows: (1) The single wafer cleaning process developed on the Oasis™ system can clean post etch residues and simultaneously clean the wafer front side and backside metallic contaminants; (2) In terms CuxO and Cu wet etch selectivity, CD loss control, the Oasis™ aqueous single wafer clean process is superior to the bench solvent cleaning process; (3)The Oasis aqueous cleaning process shows no undercut below etchstop due to the very low Cu etch amount in one cleaning pass, therefore the electromigration and stress migration performance of the aqueous Oasis processed wafers is clearly better than that of the solvent bench processed wafers.

  Info
Periodical
Solid State Phenomena (Volumes 103-104)
Edited by
Paul Mertens, Marc Meuris and Marc Heyns
Pages
353-356
DOI
10.4028/www.scientific.net/SSP.103-104.353
Citation
J. S. Tang, B. J. Brown, S. Verhaverbeke, H. W. Chen, J. Papanu, R. Hung, C. Cai, D. Yost, "Aqueous Based Single Wafer Cu/Low-k Cleaning Process Characterization and Integration into Dual Damascene Process Flow", Solid State Phenomena, Vols. 103-104, pp. 353-356, 2005
Online since
April 2005
Export
Price
$32.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: Daniel A. Koos, Julia Svirchevski, Daniel J. Vitkavage, David G. Hansen, Karen A. Reinhardt, Frank Huang, Marie Mitchel, Guang Ying Zhang
291
Authors: John Niccoli, Matt Cogrono, Michelle Eastlack, Dave McCane, Craig Carlson, Erik Young, Dave Chapek
Abstract:The interaction between photo resist and highly polymerizing dry etch chemistries results in the deposition of fluoropolymers on the bevel...
155
Authors: Tomoko Suzuki, Atsushi Otake, Tomoko Aoki
Abstract:At 32nm and below the integration of extreme low-k dielectrics (ELK) with a permittivity of 2.2 or lower will require considerable process...
315
Authors: Lucile Broussous, Kristell Courouble, Emmanuel Richard, Carole Pernel, Virginie Loup, Didier Lévy
Chapter 7: Back-End-of-Line Cleaning
Abstract:For the 32nm logic technology and beyond, more stringent specifications in terms of dimensions and materials integrity continue to drive the...
211
Authors: Jong Seok Lee, Geun Min Choi, Ji Nok Jung, Dong Duk Lee, Gin Yung Hur, Jai Ho Lee, Che Hyuk Chi, Dae Hee Gimm
Chapter 1: Cleaning for FEOL Applications
Abstract:With scaling of ULSI devices, the process temperatures are continuously lowered. The oxide films, which were deposited at low temperature,...
21