Paper Title:
Cu Surface Characterization after Wet Cleaning Processes
  Abstract

In damascene architecture, widely used both in flash memories and in DRAM as interconnect scheme since 90 nm node, copper surface is exposed after via etch. A deep understanding of the effect of different wet cleanings on Cu surface is therefore mandatory, not only to ensure an efficient post etch polymer removal, but also to provide a better surface termination, capable to minimize Cu oxidation kinetic and to reduce the growth of Cu-rich precipitates which may negatively effect contact resistance. In this work we have analyzed the Cu surface after processing with several cleaning chemistries -often present in BEOL cleaning processes- using XPS (X-ray Photoelectron Spectroscopy) and ToF-SIMS (Time of Flight – Secondary Ion Mass Spectroscopy), fast and powerful techniques widely used in Cu surface characterization [1]. In addition, the evolution of the surface with storage time has been monitored using the same techniques, in order to better understand the effect of the different cleaning chemistries. XPS has been proven to be very sensitive to monitor Cu oxidation, while ToF-SIMS has been used to reveal organic species adsorbed on the surface.

  Info
Periodical
Solid State Phenomena (Volumes 145-146)
Edited by
Paul Mertens, Marc Meuris and Marc Heyns
Pages
371-375
DOI
10.4028/www.scientific.net/SSP.145-146.371
Citation
F. Pipia, A. Votta, A. C. Elbaz, S. Grasso, E. Ravizza, S. Spadoni, M. Alessandri, "Cu Surface Characterization after Wet Cleaning Processes ", Solid State Phenomena, Vols. 145-146, pp. 371-375, 2009
Online since
January 2009
Export
Price
$32.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: X.J. Li, Dong Ming Guo, R.K. Ren, Zhu Ji Jin
Abstract:In this paper, in order to analyze the oxidation, dissolution and corrosive inhibition effects of additives in the slurry for copper...
350
Authors: Sébastien Petitdidier, Kyle Bartosh, Chantal Trouiller, Alexandre Couvrat, Jun Liu, Mark Zaleski
299
Authors: Yan Gang He, Jia Xi Wang, Xiao Wei Gan, Wei Juan Li, Yu Ling Liu
Chapter 3: Mechanical Engineering and Computer Science
Abstract:With the microelectronic technology node moves down to 45 nm and beyond, and to reduce the RC delay time, low-k dielectric materials have...
1145
Authors: S. Jethwa, D.W. Tee, S.M. Francis, F. Grillo, N.V. Richardson, Chris Reid, Larry McGhee, W.M. Lee
Chapter 7: Back-End-of-Line Cleaning
Abstract:The use of integration of copper interconnects in semiconductor devices has greatly advanced the development of integrated circuits and has...
231
Authors: Atsushi Otake, Akira Kuroda, Roger Luo, Paul R. Bernatis
Chapter 4: Cleaning for BEOL and 3D Applications
Abstract:Copper has become the material of choice for the interconnects in semiconductor devices due to its low resistance and ease of processing [1]....
124