Paper Title:
Low Power Test Pattern Design for VLSI Circuits Using Incorporate Pseudorandom and Deterministic Approach
  Abstract

The circuits should be tested extensively during the production process, the power consumption in a circuit during test mode can be higher than that the consumption during normal operation mode. The circuits are usually designed for normal operation mode, which makes it important to consider power consumption during test mode, otherwise the higher power consumption during test mode may cause the circuits being damaged. In this paper, a new approach for the test pattern design of VLSI circuits is presented, the approach defines the weight values of primary inputs of circuits, makes use of both circuit structure information and pseudorandom test generation to produce the test patterns, such that the circuit has lower power consumption when the test patterns are applied to the circuit primary inputs. The experimental results show the approach in this paper can get significant power consumption reduction compared with conventional random test algorithm.

  Info
Periodical
Solid State Phenomena (Volumes 181-182)
Chapter
III. Display Technologies
Edited by
Yuan Ming Huang
Pages
229-232
DOI
10.4028/www.scientific.net/SSP.181-182.229
Citation
Z. L. Pan, L. Chen, "Low Power Test Pattern Design for VLSI Circuits Using Incorporate Pseudorandom and Deterministic Approach", Solid State Phenomena, Vols. 181-182, pp. 229-232, 2012
Online since
November 2011
Export
Price
$32.00
Share

In order to see related information, you need to Login.

In order to see related information, you need to Login.

Authors: Wei Feng Wang, Jun Tao Yuan, An Lin Zhang, Meng Li
Chapter 5: Road and Bridge Engineering
Abstract:For present-day bridges.cable tensions test is a vitally important job in course of construction.The tensions condition of cables plays an...
1117
Authors: Ravinder Kumar, Pravin Chandra, M. Hanmandlu
Chapter 7: Machining
Abstract:This paper presents a fast and reliable algorithm for fingerprint verification. Our proposed fingerprint verification algorithm is based on...
888
Authors: Hui Qin Sun, Zhi Hong Xue, Ke Jun Sun, Su Zhi Wang, Yun Du
Chapter 2: Manufacturing Technology
Abstract:BP neural network is currently the most widely used of neural network models in practical application in transformer fault diagnosis. BP...
789
Authors: Lei Chen, Ping Wang, Fu Qiang Liu, Qing Ai, Hui Fang Pang, Yan Chao Li, Hai Lang Cao
Chapter 4: Measurement of the Noise and Vibration
Abstract:Quality of Experience is referred to as an important index for measuring how well the user's requirements are satisfied, and many methods...
415
Authors: Zi Long Wang, Tu Ji, Mei Song Zheng, Jun Ye Wang, Li Jian Li
Chapter 2: Measurement and Instrumentation, Monitoring, Testing and Detection Technologies
Abstract:In this paper a two-dimension BIST compression scheme is presented; the proposed scheme is utilized in order to drive down the number of...
552