Reusable Design of CAN Bus Controller IP Core


Article Preview

Intellectual Property (IP) reuse improves System-on-a-Chip (SOC) design productivity, and helps to meet design quality and time-to-marks goals. In this paper, we present an approach to that we successfully adopted in reusing the CAN bus controller IP core. To describe our approach, a MCU design SHU-MV10 is performed. The CAN bus controller IP core is inherited from the stand-alone controller SHU-MVCAN with few modifications, and is used in the design of MCU SHU-MV10 successfully by adding bridge module. This reusable design method is not only cuts down the design time but also ensure the accuracy.



Edited by:

Zhixiang Hou




Y. L. Hu and L. Xu, "Reusable Design of CAN Bus Controller IP Core", Applied Mechanics and Materials, Vols. 128-129, pp. 255-260, 2012

Online since:

October 2011





[1] Guo Jinyan, Hu Yueli. The Design and Realization of CAN Bit Timing Logic[C]. 2010 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (Prime Asia), 2010: 333-337.


[2] Daniel D. Gajski, Allen C. -H. Wu, Viiaphol Chaiyakul, Shojiro Mori, Tom Nukiyama and Pierre Bricaud, Essential Issues for IP Reuse[J], Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific , 2000: 37 - 42.


[3] Steve Corrigan. Introduction to the Controller Area Network (CAN) [Z]. Texas Instruments Application Report. SLOA101A. August 2002–Revised July (2008).

[4] HU Yueli, ZHOU Chen. Integration and verification case of IP-core based system on chip design [J]. Computer Measurement & Control, 2010 , 18 (3) : 629 - 631.

[5] Guo Lame, HU Yueli. Design of a Kind of MCU Bus Architecure [J] . Computer Measurement & Control, 2005 , 13 (7) : 715 - 717.

[6] S. Sarkar, S. Shinde, S.G. Chandar, An effective IP reuse methodology for quality System-on-Chip design [A] . System- on-Chip. 2005, Proceedings, International Symposium [ C ] . Nov. 2005, pp . 104 - 107.


Fetching data from Crossref.
This may take some time to load.