Process Antenna Effect Elimination in Ultra Deep Submicron

Abstract:

Article Preview

This paper analyzes the mechanism of process antenna effect in ultra deep submicron IC physical design and provides the antenna ratio calculation method. A new elimination method of process antenna effect combined with clock tree synthesis is proposed. The elimination method minimizes the impact to the clock latency and clock skew by setting up reasonable constraint for clock tree synthesize. Finally, the elimination method is used during place and route of the physical design of a reconfigurable video decoder chip, which is based on TSMC 65nm low power technology. The proposed method eliminates the process antenna effect of the design effectively, also minimizes the impact to clock tree and chip timing to the least.

Info:

Periodical:

Edited by:

Mohamed Othman

Pages:

1519-1522

Citation:

X. L. Wu et al., "Process Antenna Effect Elimination in Ultra Deep Submicron", Applied Mechanics and Materials, Vols. 229-231, pp. 1519-1522, 2012

Online since:

November 2012

Export:

Price:

$41.00

[1] J. T. Kong, CAD for Nanometer Silicon Design Challenges and Success, IEEE Trans. on Very Large Scale Integration Systems, vol. 12, No. 11, Nov, 2004, pp.1132-1146.

DOI: https://doi.org/10.1109/tvlsi.2004.836294

[2] S. Fang, J. P. Mcvittie, Thin-oxide damage from gate charging during plasma processing, IEEE Trans. on Electron Device Letters, vol. 13, No. 5, May, 1992, pp.288-290.

DOI: https://doi.org/10.1109/55.145056

[3] W. Maly, C. Ouyang, S. Ghosh, S. Maturi, Detection of an antenna effect in VLSI designs, in Proc. International Symposium Defect and Fault Tolerance in VLSI Systems, Nov, 1996, pp.86-94.

DOI: https://doi.org/10.1109/dftvs.1996.571999

[4] P. H. Chen, S. Malkani, C. M. Peng, and J. Lin, Fixing antenna problem by dynamic diode dropping and jumper insertion, in Proc. International Symposium Quality Electronic Design, March 2000, pp.275-282.

DOI: https://doi.org/10.1109/isqed.2000.838883

[5] T. Y. Ho, Y. W. Chang, and S. J. Chen, Multilevel routing with jumper insertion for antenna avoidance, Integration: VLSI Journal, vol. 29, no. 4, pp.420-432, Jul, (2006).

DOI: https://doi.org/10.1016/j.vlsi.2005.08.005

[6] C. C. Tsai, F. T. Hsu, C. C. Kuo, J.O. Wu, and T. Y. Lee, X-Clock tree construction for antenna avoidance, in proc. IEEE International Conf. on Solid-State and Integrated-Circuit Technology, Oct, 2008, pp.2248-2251.

DOI: https://doi.org/10.1109/icsict.2008.4735038

[7] C. C. Tsai, C. C. Kuo, L. J. Gu, T. Y. Lee, Antenna Violation Avoidance/Fixing for X-clock routing, in proc. IEEE International Symposium on Quality Electronic Design, March, 2010, pp.508-514.

DOI: https://doi.org/10.1109/isqed.2010.5450525