Using Dbcupe Topology for NoCs


Article Preview

In this paper, we introduced dbcube topology for Network-on Chips(NoC). We predicted the dbcube topology has high power and low latency comparing to other topologies, and in particular mesh topology. By using xmulator simulator,we compared power and latency of this topologyto mesh topology. Finally, it is demonstrated that the network has higher power and lower latency than the mesh topology.



Edited by:

Mohamed Othman




R. Mosafaie and R. Sabbaghi-Nadooshan, "Using Dbcupe Topology for NoCs", Applied Mechanics and Materials, Vols. 229-231, pp. 2741-2744, 2012

Online since:

November 2012





[1] L. Benini and G. D. Micheli: Networks on Chip: A New Paradigm for Systems on Chip Design, Design Automation and Test in Europe (2002), p.418–419.


[2] X. Chen and L.S. Peh, ISLPED'03, August25–27, (2003), Seoul, Korea.

[3] P.P. Pende, C. Grecu, M. Jones, A. Ivanov and R. Saleh, IEEETRANSACTIONS ON COMPUTERS, Vol. 54, No. 8, (2005), pp.1025-1040.

[4] N. Eisley and L.S. Peh, CASES'04, (2004).

[5] G.M. Chiu, IEEE Transactions on Parallel and DistributedSystems, vol. 11, (2000), pp.729-38.

[6] W.J. Dally, B. Towles, Principles and Practices of Interconnection Network, Morgan Kaufmann Publishers, (2004).

[7] D. Guo , H. Chen, Y. He, H. Jin, C. Chen, Z. H. Chen, S. G. Huang, 2010 Elsevier.

[8] J. Duato, IEEE Trans. onParallel and Distributed Systems, vol. 4 No. 12, (1993), pp.1320-1331.

[9] H. Wang, X. Zhu, L.S. peh, S. Malik, Proc. of the Annual IEEE/ACM Int. Sym. on Microarchitecture, (2002), pp.294-305.

[10] A. Nayebi, S. Meraji, A. Shamaei, and H. Sarbazi-Azad: Xmulator: A listener-Based IntegratedSimulation Platform for Interconnection Networks, Proc. of Asian Int. Con. on Mod. Sim., (2007), pp.128-132.


[11] J. Duato, S. Yalamanchili, and L.M. Ni: Interconnection Networks, Morgan Kaufman, (2003).