High-Performance Real-Time Bus in Parallel Processing System

Abstract:

Article Preview

Rapid increases in the complexity of algorithms for real-time signal processing applications have made multi-processors parallel processing technology needed. This paper proposes a design of high-performance real-time bus (RTB), based on which distributed shared memory (DSM) mechanism is established to implement data exchange among multiple processors. Adopting DSM mechanism can reduce the software overhead and improve data processing performance significantly. Definition and implementation details of RTB and data transmission model are discussed. Experimental results show the stable data transmission bandwidth is achieved with performance not affected by the increasing number of processors.

Info:

Periodical:

Edited by:

Yun-Hae Kim and Prasad Yarlagadda

Pages:

1043-1046

Citation:

X. Cheng and H. C. Wu, "High-Performance Real-Time Bus in Parallel Processing System", Applied Mechanics and Materials, Vols. 278-280, pp. 1043-1046, 2013

Online since:

January 2013

Export:

Price:

$41.00

[1] James Kohout, Alan D. George, A high-performance communication service for parallel computing on distributed DSP systems, Parallel Computing, 2003, 29: 851-878.

DOI: https://doi.org/10.1016/s0167-8191(03)00061-9

[2] Murphy C W , Harvey D M , Nicolson L J . Low Cost TMS320C4O/ XC6200 Based Reconfigurable Parallel Image Processing Architecture [C]. Proc. of IEE Colloquium on Reconfigurable Systems, Glasgow, U K. 1999: 91-95.

DOI: https://doi.org/10.1049/ic:19990349

[3] Model 4293 Qctal TMS320C6203 Processor VME Board, http: / /www. pentek. com.

[4] Aleksandar Milenkovic, Veljko Milutinovic. A performance evaluation of cache injection in bus-based shared memory multiprocessors. Microprocessors and Microsystems, 2002. 2(26): 51-61.

DOI: https://doi.org/10.1016/s0141-9331(01)00146-6

[5] Ercan Fikret M, Fung Yu-fai, Suleyman Demokan M. Communication in a multi-layer MIMD system for computer vision [J]. Journal of Systems Architecture, 2000, 46 : 1349 - 1364.

DOI: https://doi.org/10.1016/s1383-7621(00)00029-1

[6] TMS320C6000 EMIF to External FIFO Interface. Spra 543, (1999).

[7] Yan Luxin, Zhang Tianxu, et al. A DSP/FPGA-based parallel architecture for real-time Image processing. Proc . of 6th World Congress on Control and Automation,Dalian, China, 2006: 10022 - 10025.

DOI: https://doi.org/10.1109/wcica.2006.1713959

[8] Pan Fangsheng, Zhao Feng, et al. Implementation of Parallel Signal Processing System Based on FPGA and Multi-DSP. Computer Engineering, 2006, 32(23): 247-249. (in Chinese).