Implementation of Clock Synchronization in PTN Based on FPGA


Article Preview

With the PTN network gradually becoming the unity ofthe business group transmission network, clock synchronization is an important issue inPacket Transport Networking (PTN). This paper introduces time synchronizationtechnology of IEEE1588v2 based on FPGA and VHDL. It has more flexibilityimplementation than the foreign professional processing chip, and easy toupgrade. It also solved the low accuracy synchronization problem of softwaretimestamp. With the result of the simulation and testing, this implementationis proved to be available for meeting the requirements of communication systemson clock Synchronization.



Edited by:

Jianfeng Li




G. Q. Yan and C. X. Yan, "Implementation of Clock Synchronization in PTN Based on FPGA", Applied Mechanics and Materials, Vols. 313-314, pp. 300-303, 2013

Online since:

March 2013




[1] IEEE Std 1588-2002, IEEE Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems, 8 November, (2002).


[2] LIAN, Y. P. , HAN, Yan, HU O, Ming Xu, CH EN, Jin Long, ZHANG, Yan. Design and FPGA Verification of a Novel Reliable Real Time Data Transfer System [J] . Journal of Zhejiang University SCIENCE A, 9(10): 1406 -1410, (2008).


[3] Sungwon Lee. An Enhanced IEEE1588 Time Synchronization Algorithm for Asymmetric Communication Link using Block Burst Transmission [J]. IEEE Communication Letters, 12(9): 687-689, (2008).


[4] James Aweya, Michel Ouellette, Delfin Y, Montuno and Kent Felske. Circuit emulation Services over Ethernet-Part1: Clock synchronization using timestamps [J]. Internal Journal of Network Management, (14): 29-44, (2004).


[5] Han Jiho, Jeong Deog-Kyoon. Practical considerations in the design and implementation of time synchronization systems using IEEE-1588 [J]. IEEE Applications & Practice Magazine, 4(11): 82-86. (2009).