Analysis of Stress Distribution in SnAgCu Solder Joint

Abstract:

Article Preview

SnAgCu solder is a promising lead-free material for interconnections in electronic packages. However, its melting temperature (490°K) is considerably higher than that of the traditional SnPb solder (456°K). At the same time, SnAgCu has much better creep resistance at high temperature. These properties may cause large residual stresses during manufacturing processes due to the mismatch of thermal properties of electronic components that can influence the reliability of solder joints in electronic packages. This paper studies the residual stresses in solder joints in a flip chip package under different cooling conditions and their influence on the subsequent cyclic test by means of a finite element approach. The results show that the initial temperature of 453°K is high enough to induce residual stresses due to manufacturing procedures. Simulations, based on traditional creep-fatigue models, demonstrate that the residual stresses affect the mechanical behaviour of solder joints in several initial thermal cycles but have little effect on their reliability.

Info:

Periodical:

Edited by:

Patrick Sean Keogh

Pages:

359-366

Citation:

J. Gong et al., "Analysis of Stress Distribution in SnAgCu Solder Joint", Applied Mechanics and Materials, Vols. 5-6, pp. 359-366, 2006

Online since:

October 2006

Export:

Price:

$38.00

[1] K. Zeng and K. N. Tu, Six cases of reliability study of Pb-free solder joints in electronic packaging technology, Mat. Sci. Eng. R., Vol. 38, No. 2 (2002), pp.55-105.

DOI: https://doi.org/10.1016/s0927-796x(02)00007-4

[2] C. M. L. Wu , D. Q. Yu , C. M. T. Law and L. Wang, Properties of lead-free solder alloys with rare earth element additions, Mat. Sci. Eng. R., Vol. 44, No. 1 (2004), pp.1-44.

DOI: https://doi.org/10.1016/j.mser.2004.01.001

[3] Information on http: /www. metallurgy. nist. gov/solder/clech/Sn-Ag-Cu_SACAnalysis. htm.

[4] H. Lu, C. Bailey, and M. Cross, Reliability analysis of flip chip designs via computer simulation, J. Electron. Packaging, Vol. 122, No. 3 (2000), pp.214-219.

DOI: https://doi.org/10.1115/1.1286122

[5] De-Shin Liu, Chin-Yu Ni and Ching-Yang Chen, Integrated design method for flip chip CSP with electrical, thermal and thermo-mechanical qualifications, Finite Elements in Analysis and Design, Vol. 39, No. 7 (2003), pp.661-677.

DOI: https://doi.org/10.1016/s0168-874x(02)00133-6

[6] W. W. Lee, L. T. Nguyen and G. S. Selvaduray, Solder joint fatigue models: review and applicability to chip scale packages, Microelectronics Reliability, Vol. 40, No. 2 (2000), pp.231-244.

DOI: https://doi.org/10.1016/s0026-2714(99)00061-x