The Design of Multiplier in Integrated Circuit Based on Low-Power Algorithm

Abstract:

Article Preview

With rapid development of integrated circuit technologies, power consumption has been a key factor for long time, beside speed and area. Currently, in order to obtain the optimal low power result, we try to reduce system power consumption in each stage of integrated circuit design. Base on the traditional methodologies, a dual optimization methodology is developed, which reduces not only the number of addition operations, but also the width of one multiplier. From implementation point of view, the result of first optimization can be used for the second one, such implementation save the computation effort of second optimization, and promote operation speed and efficiency of whole methodology. The dissertation develop the low power technique for multipliers in different stages, it has reference value to integrated circuit front-end low power design for fixed coefficient multipliers.

Info:

Periodical:

Edited by:

Li Qiang

Pages:

385-388

Citation:

D. Zhou, "The Design of Multiplier in Integrated Circuit Based on Low-Power Algorithm", Applied Mechanics and Materials, Vol. 624, pp. 385-388, 2014

Online since:

August 2014

Authors:

Export:

Price:

$38.00

* - Corresponding Author

[1] Zheng JiaPeng. Li Wei, Lu XueQing. Cheng YuHua, Wang YangYuan. A low power and small area all digital delay-locked loop based on ring oscillator architecture[J]. CHINA SCIENCE, 2012 Vol. 55(2): 453-460.

DOI: https://doi.org/10.1007/s11432-011-4278-8

[2] Kim S M, Chung J G, Parhi K K. Design of Low Error CSD Fixed-Width Multiplier [J]. IEEE International Symposium on Circuits and Systems, 2002, 1: 69-72.

DOI: https://doi.org/10.1109/iscas.2002.1009779

[3] Xie Jinsong. Li Xianfeng. Tong Dong. Chen Jie. A Low-Power dTLB Design Based on Memory Region Encoding. Chinese Journal of Electronics, 2008-4: 77-80.

[4] Yang Yun. Zhao Wenqing. Design of Three High-Performance Concurrent Systolic Arrays for Band Matrix Multiplication. Chinese Journal of Electronics. 2005-4:156-164.

[5] Yu Hongmin. Chen Lingdu. Liu Zhongli. Design of a Dedicated Reconfigurable Multiplier in an FPGA[J]. Journal of Semiconductors. 2008, 29(11): 2218-2225.