Energy Efficient VLSI Based DCT Architecture with Accurate Error Compensation

Abstract:

Article Preview

Discrete Cosine Transform (DCT) is commonly used in image compression. In the history of DCT, a milestone was the Distributed Arithmetic (DA) technique. Due to the technology dependency a multiplier-less computation was built with DA based technique. It occupied less area but the throughput is less. Later, due to the technology scaling, multiplier based architectures can be easily adapted for low-power and high-performance architecture. Fixed width multipliers [1]-[7] reduces hardware and time complexity. In this work, Radix 4 fixed width multiplier is adapted with DCT architecture due to low power consumption and saves 30% power. In order to reduce truncation errors caused during fixed width multiplication, an estimation circuit is designed based on conditional probability theory.

Info:

Periodical:

Edited by:

R. Edwin Raj, M. Marsaline Beno and M. Carolin Mabel

Pages:

127-135

Citation:

D. Jessintha et al., "Energy Efficient VLSI Based DCT Architecture with Accurate Error Compensation", Applied Mechanics and Materials, Vol. 626, pp. 127-135, 2014

Online since:

August 2014

Export:

Price:

$38.00

* - Corresponding Author

[1] S. J. Jou, M. H. Tsai, and Y. L. Tsao, Low-error reduced-width Booth multipliers for DSP applications, IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 11, p.1470–1474, Nov. (2003).

DOI: https://doi.org/10.1109/tcsi.2003.817779

[2] K. J. Cho, K. C. Lee, J. G. Chung, and K. K. Parhi, Design of low-error fixed-width modified Booth multiplier, IEEE Trans. Very Large ScaleIntegr. (VLSI) Syst., vol. 12, no. 5, p.522–531, May (2004).

[3] T. B. Juang and S. F. Hsiao, Low-error carry-free fixed-width multipliers with low-cost compensation circuits, IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 6, p.299–303, Jun. (2005).

[4] K. K. Parhi, J. G. Chung, K. C. Lee, and K. J. Cho, Low-error fixed-width modified Booth multiplier, U.S. Patent 7 334 200, Feb. 19, (2008).

[5] H. A. Huang, Y. C. Liao, and H. C. Chang, A self-compensation fixedwidth Booth multiplier and its 128-point FFT applications, in Proc. IEEEISCAS, 2006, p.3538–3541.

[6] M. A. Song, L. D. Van, and S. Y. Kuo, Adaptive low-error fixed-width Booth multipliers, IEICE Trans. Fundam., vol. E90-A, no. 6, p.1180– 1187, Jun. (2007).

[7] J. P. Wang, S. R. Kuang, and S. C. Liang, High-accuracy fixedwidth modified Booth multipliers for lossy applications, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 1, p.52–60, Jan. (2011).

[8] B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs. Oxford, U.K.: Oxford Univ. Press, (2000).

[9] M. J. Schulte and E. E. Swartzlander, Jr., Truncated multiplication with correction constant, in VLSI Symp. Tech. Dig., 1993, p.388–396.

[10] C. Y. Li, Y. H. Chen, T. Y. Chang, and J. N. Chen, A probabilistic estimation bias circuit for fixed-width Booth multiplier and its DCT applications, IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 58, no. 4, p.215–219, Apr. (2011).

[11] C. Loeffler, A. Lightenberg, and G. S. Moschytz, Algorithm-Architecture mapping for custom DSP chips, in IEEE International Symposium on Circuits and Systems, pp.1953-1956, (1988).