An Efficient Architecture for Flexible Divider Using Multi Modulo Prescaler


Article Preview

In this paper, Based on the Pulse swallow topology a low power single phase clock multiband flexible divider is designed for frequency synthesizer.The modified divider has wideband multimodulus 32/33/47/48 and 64/65/79/80 prescalar and improved bit cell for swallow counter, it divide frequencies in three band ranges.



Edited by:

R. Edwin Raj, M. Marsaline Beno and M. Carolin Mabel




G. Anand et al., "An Efficient Architecture for Flexible Divider Using Multi Modulo Prescaler", Applied Mechanics and Materials, Vol. 626, pp. 72-78, 2014

Online since:

August 2014




* - Corresponding Author

[1] Vamshi Krishna Manthena, ManhAnh Do, ChirnChye Boon, andSeng Yeo., A Low-Power Single-Phase Clock Multiband Flexible Divider, IEEE Trans. VLSI. 20, no. 2, pp.376-380, Feb (2012).


[2] P.Y. Dengetal., A5GHz frequency synthe sizer with an injection- locked frequency divider and differential switched capacitors, IEEE Trans. CircuitsSyst. I, Reg. Papers, vol. 56, no. 2, p.320–326, Feb. (2009).

[3] L. LaiKanLeungetal., A1-V9. 7-mWCMOSfrequencysynthesizer for IEEE802. 11 atransceivers, , IEEETrans. Micro. TheoryTech., vol. 56, no. 1, p.39–48, Jan. (2008).

[4] M. AliotoandG. Palumbo, ModelandDesignofBipolar andMOS Current-Mode Logic Digital Circuits. NewYork: Springer, (2005).

[5] Y. Ji-renetal., Atruesingle- phase- clockdynamic CMOScircuittechnique, , IEEEJ. Solid-StateCircuits, vol. 24, no. 2, p.62–70, Feb. (1989).

[6] S. Pelleranoetal., A13. 5-mW5GHz frequency synthesizer with dynamic- logic frequency divider, , IEEEJ. Solid-StateCircuits, vol. 39, no. 2, p.378–383, Feb. (2004).

[7] V. KManthenaetal., Alow power fully programma ble 1 MHz resolution 2. 4GHzCMOSPLL frequency synthesizer, inProc. IEEEBiomed. CircuitsSyst. Conf., Nov. 2007, p.187–190.

[8] S. Shinetal., 4. 2mW frequency synthe sizer for2. 4GHz Zig Bee application with fast settling time performance, inIEEEMTT-SInt. Micro. Symp. Dig. , Jun. 2006, p.411–414.

[9] S. Vikasetal., 1V7-mWdual-bandfast-locked frequency synthesizer, in Proc. 15th ACMSymp. VLSI, 2005, p.431–435.

[10] V.K. Manthenaetal., A1. 8-V6. 5-GHz low power wide bandsingle-Phase clock CMOS2/3 prescaler, inIEEE53rdMidwestSymp. CircuitsSyst., Aug. 2010, p.149–152.

[11] J.M. Rabaeyetal., Digital integrated circuits, adesign perspective, , inSer. ElectronandVLSI, 2nded. UpperSaddleRiver, NJ: Prentice-Hall, (2003).

[12] X.P. Yuetal., Design and optimization of the extended truesingle-phaseclock-basedprescaler, IEEETrans. Micro. TheoryTech., vol. 56, no. 11, p.3828–3835, Nov. (2006).

[13] H.R. Rateghetal., ACMOSfrequencysynthesizerwithaninjected- locked frequency divider for 5-GHz wirless LANreceiver, IEEEJ. Solid-StateCircuits, vol. 35, no. 5, p.780–787, May2000.

[14] X.P. Yu.M.A. Do. L. Jia, J. G. Ma, and K. s. Yeo., Design of a Low Power Wide-Band High Resolution Programmable Frequency Divider, IEEE Trans. VLSI. 13, no. 9, SEP (2005).