Energy Efficiency Investigation on High-Pressure Convection Reflow Soldering in Electronics Production

Abstract:

Article Preview

One of the key factors in efficient and defect-free electronics manufacturing is the soldering of electronic components to the printed circuit boards. The deciding factor in the reliability and lifetime of the product is the quality of the soldered interconnections. The setting up of the reflow soldering profile plays a crucial role in the electrical functionality and robustness of the product. Especially the miniaturization of the assemblies and the development of new materials make it inevitable for the definition of new processes, optimization and implementation. In this paper, the combination of over-pressure and convection reflow soldering to minimize the defect rate and the related energy analysis for energy efficiency will be discussed and presented. A statistical analysis with variations in solder time, cost, energy, quality trade-off in the over-pressure reflow soldering process for classical printed circuit boards (PCBs) has been demonstrated.

Info:

Periodical:

Edited by:

Jörg Franke and Sven Kreitlein

Pages:

95-100

Citation:

A. Esfandyari et al., "Energy Efficiency Investigation on High-Pressure Convection Reflow Soldering in Electronics Production", Applied Mechanics and Materials, Vol. 655, pp. 95-100, 2014

Online since:

October 2014

Export:

Price:

$41.00

* - Corresponding Author

[1] A. Esfandyari, S. Härter, J. Franke, A lean based overview on sustainability of printed circuit board life cycle, 12th Global Conference on Sustainable Manufacturing, GCSM 2014, Malaysia, Sept. 2014. (Accepted).

[2] A. Pietrikova, L. Livovsky, J. Urbancik, and R. Bucko, Optimization of lead free solders reflow profile, Electronics Technology, Proceedings 29th ISSE (2006) 459-464.

DOI: https://doi.org/10.1109/isse.2006.365149

[3] N.C. Lee, Optimizing the reflow profile via defect mechanism analysis, Soldering and Surface Mount Technology, 11. 1 (1999) 13-20.

DOI: https://doi.org/10.1108/09540919910254642

[4] S. Wege, R.L. Diehm, Poren in SMT–Lötstellen, 4. Elektronik Technologie Forum Nord. (2013).

[5] A. Syed Khaja, C. Kaestle, A. Reinhardt, J. Franke, Optimized thin-film diffusion soldering for power-electronics production, Proceedings 36th ISSE, Alba lulia, May (2013).

DOI: https://doi.org/10.1109/isse.2013.6648206

[6] A. Syed Khaja, J. Franke, Investigations on advanced soldering mechanisms for transient liquid phase soldering (TLPS) in power electronics, Proceedings ESTC 2014, Helsinki, Finland, Sept. 2014. (Accepted).

DOI: https://doi.org/10.1109/estc.2014.6962773