Design of Ternary Clocked Adiabatic Synchronous Reversible Counter
Based on the study of synchronous counter and adiabatic circuits, a new design scheme of ternary adiabatic synchronous reversible counter is proposed. According to the theory of three essential circuit elements, circuit structure of four-bit ternary adiabatic synchronous reversible counter is realized by using NMOS transistors with different thresholds and cross-storage structure and combining with the principle of energy recovery. Computer simulation results indicate that the designed circuits have correct logic function. Compared with traditional CMOS counter, the average power consumption of circuits saves up to 67.5%.
Xingui He, Ertian Hua, Yun Lin and Xiaozhu Liu
F. N. Mei and P. J. Wang, "Design of Ternary Clocked Adiabatic Synchronous Reversible Counter", Applied Mechanics and Materials, Vols. 88-89, pp. 154-159, 2011