Leakage Power Estimation of Adiabatic Circuits Using SPICE in Nanometer CMOS Processes
In deep sub-micro CMOS process, the leakage power is becoming a significant proportion in power dissipation. Hence, estimating the leakage power of CMOS circuits is very important in low-power design. In this paper, an estimation technology for the total leakage power of adiabatic logic circuits by using SPICE is proposed. The basic principle of power estimation for traditional CMOS circuits using SPICE is introduced. According to the energy dissipation characteristic of adiabatic circuits, the estimation technology for leakage power is discussed. Taken as an example, the estimation for total leakage power dissipations of PAL-2N (pass-transistor adiabatic logic with NMOS pull-down configuration) circuits is illustrated using the proposed estimation technology.
Y. B. Wu et al., "Leakage Power Estimation of Adiabatic Circuits Using SPICE in Nanometer CMOS Processes", Advanced Materials Research, Vols. 108-111, pp. 625-630, 2010