FPGA Based Low Power ROM Design Using Capacitance Scaling


Article Preview

An ideal capacitor will not dissipate any power, but a real capacitor will have some power dissipation. In this work, we are going to design capacitance scaling based low power ROM design. In order to test the compatibility of this ROM design with latest i7 Processor, we are operating this ROM with frequencies (2.9GHz, 3.3GHz, 3.6GHz, 3.8GHz and 4.0GHz) supported by i7 processor.By using different capacitance there comes is reduction in I/O Power and Total power but not in other Powers like Clock, and Leakage (almost negligible). When capacitance goes from 30pF to 5pF, there is a saving of 28.12% occur in I/O Power, saving of 0.2% occur in Leakage Power, there will be a saving of 11.54% occur in Total Power. This design is implemented on Virtex-5 FPGA using Xilinx ISE and Verilog.



Edited by:

Katsuyuki Kida




M. Bansal et al., "FPGA Based Low Power ROM Design Using Capacitance Scaling", Advanced Materials Research, Vol. 1082, pp. 471-474, 2015

Online since:

December 2014




* - Corresponding Author

[1] B. Pandey, J. Yadav, D. Singh, and V. Parthiban, Capacitance Based Low Power ALU Design and Implementation on 28nm FPGA, International Journal of Scientific Engineering and Technology, Vol. 2, No. 6, June 2013(ISSN: 2277-1581).

[2] FPGAs PCB Design and Pin Planning Guide, http: /www. xilinx. com/support/documentation/user_guides/ug483_7Series_PCB. pdf.

[3] B. Pandey, T. Kumar, T. Das, R. Yadav, O. J. Pandey, Capacitance Scaling Based Energy Efficient FIR Filter For Digital Signal Processing, IEEE International Conference on Reliability Optimization & Information Technology (ICROIT), Faridabad, 6-8 February, (2014).

DOI: https://doi.org/10.1109/icroit.2014.6798382

[4] P. Singh, O. J. Pandey, B. Pandey, T. Das, T. Kumar, Output Load Capacitance Based Low Power Implementation of UART on FPGA, IEEEInternational Conference on Computer Communication and Informatics (ICCCI) at Coimbatore, Jan 3-5 (2014).

DOI: https://doi.org/10.1109/iccci.2014.6921826

[5] T. Kumar, Sweety, S.M.M. Islam, B. Pandey and T. Das, Energy Conversion in 64-Bit ALU Design on FPGA Using Mechanics of Capacitance, International Journal of Current Engineering and Technology (IJCET), ISSN: 2277–4106, 2347-5161(print), Special Issue-3 (April 2014).

[6] M. Horowitz, E. Alon, D. Patil, S. Naffziger, R. Kumar, K. Bernstein, Scaling, Power, and the Future of CMOS, IEEE International Electron Devices Meeting, Page(s): 7 - 15, (2005).

DOI: https://doi.org/10.1109/iedm.2005.1609253

[7] P.T.F. Kwok, H.C. Luong Power Optimization for Pipeline Analog-to-Digital Converters, IEEE Transactions on Circuits and Systems, Vol. 46, No. 5, (1999).

DOI: https://doi.org/10.1109/82.769803

[8] B.P. Ginsburg, A.P. Chandrakasan, An energy-efficient charge recycling approach for a SAR Converter with capacitive DAC, IEEE International Symposium on Circuits And Systems, Vol. 1, Page(s): 184-187, (2005).

DOI: https://doi.org/10.1109/iscas.2005.1464555

Fetching data from Crossref.
This may take some time to load.