Laser Anneal-Induced Effects on the NBTI Degradation of Advanced-Process 45nm High-K PMOS

Abstract:

Article Preview

This paper presents the effects imposed on the reliability of advanced-process CMOS devices, specifically the NBTI degradation, subsequent to the integration of laser annealing (LA) in the process flow of a 45nm HfO2/TiN gate stack PMOS device. The laser annealing temperatures were varied from 900°C to 1350°C. The effects imposed on the NBTI degradation of the device were comprehensively analyzed in which the shifts of the threshold voltage and drain current degradation were observed. The analysis was extended to the effects of the conventional RTA as opposed to the advanced laser annealing process. It was observed that the incorporation of laser annealing in the process flow of the device enhances the NBTI degradation rate of the device, in contrast to the integration of the conventional RTA. Laser annealing subsequent to spike-anneal is observed to improve the reliability performance of the transistor at high negative biases.

Info:

Periodical:

Advanced Materials Research (Volumes 189-193)

Edited by:

Zhengyi Jiang, Shanqing Li, Jianmin Zeng, Xiaoping Liao and Daoguo Yang

Pages:

1862-1866

DOI:

10.4028/www.scientific.net/AMR.189-193.1862

Citation:

S. F. Wan Muhamad Hatta et al., "Laser Anneal-Induced Effects on the NBTI Degradation of Advanced-Process 45nm High-K PMOS", Advanced Materials Research, Vols. 189-193, pp. 1862-1866, 2011

Online since:

February 2011

Export:

Price:

$35.00

[1] Pae, S. Maiz, J.  Prasad, C.: IEEE International Integrated Reliability Workshop Final Report, (2007) p.18 – 21.

[2] A.R. Saha, S. Chattopadhyay, C. Bose, C.K. Maiti : Thin Solid Films, Volume 504, Issues 1-2, 10 May 2006, Pages 86-9.

[3] Yasuhisa Omura, Kazuhisa Yoshimoto, Osanori Hayashi, Hitoshi Wakabayashi and Shinya Yamakawa : Solid-State Electronics, Volume 53, Issue 9, September 2009, Pages 959-971.

DOI: 10.1016/j.sse.2009.06.008

[4] V. Huard, M. Denais, F. Perrier, N. Revil, C. Parthasarathy, A. Bravaix, E. Vincent : Microelectronics Reliability, Volume 45, Issue 1, January 2005, Pages 83-98.

DOI: 10.1016/j.microrel.2004.04.027

[5] S.F. Wan Muhamad Hatta, N. Soin, D. Abd Hadi and J.F. Zhang, NBTI degradation effect on advanced-process 45 nm high-k PMOSFETs with geometric and process variations, Microelectronics Reliability, Volume 50, Issues 9-11, September-November 2010, Pages 1283-1289.

DOI: 10.1016/j.microrel.2010.07.022

[6] 45nm High-k+Metal Gate Strain-Enhanced Transistors: Intel Technology Journal, vol 12, Issue 2, (2008).

[7] Christelle Bénard, Gaëtan Math, Pascal Fornara, Jean-Luc Ogier, Didier Goguenheim: Microelectronics Reliability, Volume 49, Issues 9-11, September-November 2009, Pages 1008-1012.

DOI: 10.1016/j.microrel.2009.06.022

[8] Tapas Kumar Maiti · Satya Sopan Mahato · Pinaki Chakraborty · Chinmay Kumar Maiti · Subir Kumar Sarkar : J Comput Electron (2010) 9: 17.

DOI: 10.1007/s10825-008-0244-0

[9] A. Colin, P. Morin, R. Beneyton, Luc Pinzelli, D. Mathiot, E. Fogarassy: Thin Solid Films, Volume 518, Issue 9, 26 February 2010, Pages 2390-2393.

DOI: 10.1016/j.tsf.2009.09.151

[10] C. Claeys, E. Simoen, S. Put, G. Giusi, F. Crupi : Solid-State Electronics, Volume 52, Issue 8, August 2008, Pages 1115-1126.

DOI: 10.1016/j.sse.2008.04.035

[11] X. Garros, M. Casse, G. Reimbold, M. Rafik, F. Martin, F. Andrieu, V. Cosnier, F. Boulanger : Microelectronic Engineering, Volume 86, Issues 7-9, July-September 2009, Pages 1609-1614.

DOI: 10.1016/j.mee.2009.03.100

[12] International Technology Roadmap Semiconductor (ITRS) 2006 Update, Modelling and Simulation.

[13] Sentaurus Technology Template: 45 nm reference flow and CMOS processing, (Z-2007. 03). TCAD Sentaurus application note; August (2007).

[14] Sentaurus Technology Template: Simulation of Laser Annealing with Sentaurs Process, (Z-2007. 03). TCAD Sentaurus application note.

[15] A. Shima, T. Mine, and K. Torii : Jpn. J. Appl. Phys. 46 (2007) pp.1841-1847.

[16] Moonju Cho  Aoulaiche, M.  Degraeve, R.  Ortolland, C.  Kauerauf, T.  Kaczer, B.  Roussel, P.  Hoffmann, T.Y.  Groeseneken, G. : Electron Device Letters, IEEE, June 2010, p.606 – 608.

DOI: 10.1109/led.2010.2046009

[17] C. Ortolland, L. -A. Ragnarsson, P. Favia : Symposium on VLSI Technology Digest of Technical Papers, (2009).

[18] G. Fortunato, V. Privitera, A. La Magna, L. Mariucci, M. Cuscun et al : Thin Solid Films, Volume 504, Issues 1-2, 10 May 2006, Pages 2-6.

[19] Dong Hak Kim, Joon Won Park, You Min Chang, D. Lim, Haeyang Chung: Thin Solid Films, Volume 518, Issue 10, 1 March 2010, Pages 2812-2815.

DOI: 10.1016/j.tsf.2009.08.039

[20] Hong Luo;   Yu Wang;   Ku He;   Rong Luo;   Huazhong Yang;   Yuan Xie;  Quality Electronic Design, 2007. ISQED '07. 8th International Symposium on , 26-28 March 2007, p.139 – 144.

DOI: 10.1109/isqed.2007.104

In order to see related information, you need to Login.