Thermophysical Behavior of Micro Void in μ-Via of Microelectronic Substrate during Reliability Test


Article Preview

The μ-via in microelectronic substrate should have multiple purposes, one of them is to allow to the path of signal or current from electronic devices. The micro void can be easily formed in μ-via because μ-vias are filled with a screen printing process and the size of via is small. The residual void has been known as crack initiation of copper layer during a reliability test. The solder resist filling process and the behavior of a residual void in μ-vias were investigated. The void extraction process was very effective comparing with the conventional process to remove a residual void. As extracted with 1.5 atm for more than 30 sec, the residual void in μ-BVH was perfectly eliminated.



Advanced Materials Research (Volumes 26-28)

Edited by:

Young Won Chang, Nack J. Kim and Chong Soo Lee




H. S. Lee et al., "Thermophysical Behavior of Micro Void in μ-Via of Microelectronic Substrate during Reliability Test", Advanced Materials Research, Vols. 26-28, pp. 1261-1264, 2007

Online since:

October 2007




[1] Hyo S. Lee, Thermophysical Properties of PWB for Microelectronic Packages with Solder Resist Coating Process, Journal of the Microelectronics & Packaging Society, vol. 10, no. 3, pp.73-82 (2003).

[2] Prismark Partners LLC., Prismark presentation-PCB Industry Overview, June, pp.3-4 (2003).

[3] V. Michaud and A. Mortensen, Infiltration processing of fibre reinforced composites: governing phenomena, Composites, Part A 32, pp.981-996 (2001).


[4] Peter S. Pande, Larry Holpp, Pete Pande and Lawrence Holpp, What is Six Sigma, McGrawHill Trade, ISBN: 0071381856, Oct. (2001).

[5] Takeshi Kobayashi, Junichi Kawasaki, Kuniaki Mihara, Hideo Honma, Via-filling using electroplating for build-up PCBs, Electrochimica Acta, vol. 47, pp.85-89 (2001).