Research on Internal Communication of Redundant Flight Control Computer for UAV


Article Preview

Regarding the characteristic of the architecture of the sample redundant flight control computer based on CAN (control area network) bus, a bus protocol of internal communication based on time-triggered is presented. The protocol-frame, data-frame, synchronization arithmetic of internal communication are designed. According to the protocol, the communication between the CPU (central processing unit) and each other function unit can be reliable. At the same time, if some node of the network were failure, CPU can check it reliably and then carry through relevant switch logic to realize the redundancy management. The results of the experimentation show that according to the bus protocol designed in this paper, the internal communication of the FCC (flight control computer) was reliable, at the same time, the fault-detect and redundancy management can be realized.



Advanced Materials Research (Volumes 383-390)

Edited by:

Wu Fan




L. Zheng et al., "Research on Internal Communication of Redundant Flight Control Computer for UAV", Advanced Materials Research, Vols. 383-390, pp. 1578-1583, 2012

Online since:

November 2011




[1] YU XiuPing, Wang Chao, Design of the system of embedded flight control computer based on ARM, Embedded Computer, 2nd ed., vol 25, 2009, pp.53-55.

[2] Wang GuiRong, Qian JianMin, CAN Bus and the Higher Layer Protocol Based on CAN Protocol , Computer Measurement and Control, 5th ed., vol 11, 2003, pp.391-394.

[3] LIU WeiDong, GAO LiE, XU JianNing, Intervehicle Communication and Simulation for Autonomous Underwater Vehicle Based on CAN,. Journal of System Simulation, 6th ed., vol 19, 2007, pp.1320-1322.

[4] Chen Xin, Wang LiLi, The redundancy management software for UAV flight control computer. Nanjing University of Aeronautics and Astronautics. NUAA Volume 41 Supplement.

[5] Shi JiuGen, Zhang PeiRen, The Study of CAN Network's Application in Real-time System, Joural of University of Sicience and Techology of China, 2nd ed., vol 35, 2005, pp.195-201.

[6] Leen G, Heffernan D, TTCAN: a New Time-triggered Controler Area Network, Microprocessors and Microsystems(S0141-9331), 2nd ed., vol 26, 2002, pp.77-94.


[7] Doyle P, Heffernan D, A Time-triggered Transductor Network Based on an Enhanced IEEE 1451 Model, " , Microprocessors and Microsystems(S0141-9331), 1st ed., vol 28, 2004, pp.1-12.


[8] Ryan C, Heffernan D, Clock Syschronization on Multiple TTCAN NetWork Channles, Microprocessors and Microsystems(S0141-9331), 3rd ed., vol 28, 2004, pp.135-146.