A Clock Soft Synchronization Method Based on CAN Bus and Synchronization Error Analysis


Article Preview

Based on information pipeline technology, a clock soft synchronization method used in distributed measurement and control system is proposed. Using a separate information pipeline, the synchronization information is broadcasted to nodes in the distributed measurement and control system by synchronization node every message transaction cycle time, and all nodes automatically synchronize the local clock after receiving it. We analyze the theoretical synchronization error and verify this clock soft synchronization method in CAN bus. The theory analysis and experimental results indicate that the synchronization error mainly consists of propagation delay error, drift error and CAN loop delay error, and it increases linearly with the increasing of transmission distance.



Advanced Materials Research (Volumes 542-543)

Edited by:

Runhua Tan, Jibing Sun and Qingsuo Liu




J. Jiao and F. F. Chen, "A Clock Soft Synchronization Method Based on CAN Bus and Synchronization Error Analysis", Advanced Materials Research, Vols. 542-543, pp. 699-704, 2012

Online since:

June 2012





[1] F F Chen, Y Liu, L Y Yu, et al. Journal of Tsinghua University(Science and Technology), 2010. 50(8): 1229-1233. (In Chinese).

[2] F F Chen, L Y Yu, H C Li. Chinese Journal of Scientific Instrument, 2010. 31(8): 395-399. (In Chinese).

[3] W J Wu, D X Qin. Gas Turbine Experiment and Research, 2004. 17(2): 46-48. (In Chinese).

[4] A Mahmood, G Gaderer. Timestamping for IEEE 1588 based Clock Synchronization in Wireless LAN. IEEE Proc of ISPCS 2009. 2009: 1-6.

DOI: https://doi.org/10.1109/ispcs.2009.5340203

[5] I C Chao, K Y Tu, S Y Lin, et al. Implementation of switching controller for precise network time synchronization. Conference on Precision Electromagnetic Measurements (CPEM), 2010. 2010: 40-41.

DOI: https://doi.org/10.1109/cpem.2010.5544333

[6] Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems, IEEE Std. 1588-2008, Jul. (2008).

DOI: https://doi.org/10.1109/ieeestd.2004.95751

[7] S Natasa, E Reinhard, L Patrick, et al. Compensation of Asymmetrical Latency for Ethernet Clock Synchronization. IEEE Proc of ISPCS 2011. 2011: 19-24.

DOI: https://doi.org/10.1109/ispcs.2011.6070151

[8] F Hartwich, A Bassemir, R B GmbH. The configuration of the CAN bit timing. 6th International CAN Conference. Turin: Bosch, 1999: 1-10.