A Variable-Length FFT Processor Base on Mixed-Radix Algorithm for PAPR Reduction in OFDM Systems


Article Preview

An attractive technique of variable-length Fast Fourier transform (FFT) processor is proposed for PAPR reduction in orthogonal frequency division multiplexing (OFDM) systems. Mixed-radix algorithm and single path delay feedback (SDF) pipeline architecture is adopted to obtain low computation complexity and preferable flexibility for its VLSI implementation. The FFT processor can be reconfigured as 512, 1024, 2048, 4096-points, moreover, the only one RAM unit is used for store sine/cosine tables. The chip is mapped to the 0.18 CMOS technology and the core area is 7.896mm2. The experiment results show that the proposed FFT processor is suitable for PAPR reduction in OFDM communication systems.



Advanced Materials Research (Volumes 588-589)

Edited by:

Lawrence Lim




X. B. Meng et al., "A Variable-Length FFT Processor Base on Mixed-Radix Algorithm for PAPR Reduction in OFDM Systems", Advanced Materials Research, Vols. 588-589, pp. 826-829, 2012

Online since:

November 2012




[1] Y.T. Lin, P.Y. Tsai and T.D. Chiueh: Low-power variable-length fast Fourier transform processor, IEE Proc. -Comput. Digit. Tech, Vol. 152, No. 4, July (2005).

DOI: https://doi.org/10.1049/ip-cdt:20041224

[2] T. Lenart, V.O. Wall: Architectures for Dynamic Data Scaling in 2/4/8K Pipeline FFT Cores. IEEE Transaction on Very Large Scale Integration System, 14(11): 1286-1290 (2006).

DOI: https://doi.org/10.1109/tvlsi.2006.886407

[3] Jing He, Lanjuan Ma, Xinyu Xu: A Dynamic Scaling Length-Variable FFT Processor", IEEE 2010 3rd International congress on image and signal processing, 3673-3676(2010).

DOI: https://doi.org/10.1109/cisp.2010.5647304

[4] He. Shousheng, M. Torkelson: A new approach to pipeline FFT processor", IEEE the 10th international on Parallel Processing, 766-770(1996).

DOI: https://doi.org/10.1109/ipps.1996.508145

[5] K. Harikrishna,T. RamaRao V.A. Labay: An efficient FFT architecture for OFDM communication systems, Microwave conference, 449-452 (2009).

DOI: https://doi.org/10.1109/apmc.2009.5384212

[6] Qingwang Lu, Xin'an Wang, JiuChong Niu: A low-power Variable-length FFT Processor Base On Radix-24 Algorithm, Asia Pacific Conference on Postgraduate Research in Microelectronics &Electronics, 129-132(2009).

DOI: https://doi.org/10.1109/primeasia.2009.5397429

[7] Seung beom Lee, Sin-Chong Park: Modified SDF Architecture for Mixed DIF/DIT FFT, IEEE international Symposium on Circuits and Systems: 2590-2593 (2007).

DOI: https://doi.org/10.1109/iscas.2007.377845