A 10Gb/s Low-Power Front-End Amplifier for Optical Receiver in 0.18μm CMOS Technology

Abstract:

Article Preview

A Front-End Amplifier for the STM-64(10Gb/s) optical receiver in SDH system has been proposed in TSMC 0.18 μm CMOS technology. The common-gate feedforward configuration with an active inductor is employed in the input stage of transimpedance amplifier to increase the bandwidth. A 3-order interleaving active feedback configuration is employed to expand the bandwidth in the gain stage of transimpedance amplifier and limiting amplifier. Simulation results show that the output swing is 190mV (Vpp) when the input current varies from 20μA to 400μA. The power consumption is only 98.2mW with 1.8V power supply and the chip area is 496μm×480μm.

Info:

Periodical:

Advanced Materials Research (Volumes 588-589)

Edited by:

Lawrence Lim

Pages:

872-875

Citation:

Z. Lei et al., "A 10Gb/s Low-Power Front-End Amplifier for Optical Receiver in 0.18μm CMOS Technology", Advanced Materials Research, Vols. 588-589, pp. 872-875, 2012

Online since:

November 2012

Export:

Price:

$38.00

[1] Zhi-Gong Wang. Design of integrated circuits for optical communications[M]. Beijing: Higher Education Press(2003), pp.295-303.

[2] Christian Kromer, Gion Sialm, Thomas Morf, Martin L. Schmatz, Frank Ellinger, Daniel Erni, and Heinz Jackel, A Low-Power 20-GHz 52-dB Transimpedance Amplifier in 80-nm CMOS[J]. IEEE JSSC VOL. 39(6), June, (2004).

DOI: https://doi.org/10.1109/jssc.2004.827807

[3] Behzed Razavi. Design of integrated circuits for optical communications[M]. New York: McGraw Hill(2005), pp.131-134.

[4] Cheng-Ta Chan, Oscal T-C. Chen. 10Gb/s CMOS Optical Receive Using Modified Regulated Cascode Scheme[C], 48th Midwest Symposium on Circuits and Systems, 7-10 Aug., vol. 1( 2005), pp.171-174.

DOI: https://doi.org/10.1109/mwscas.2005.1594066

[5] Cheng-Ta Chan, Oscal T-C. Chen. Inductor-less 10Gb/s CMOS Transimpedance Amplifier Using Source-follower Regulated Cascode and Double Three-order Active Feedback[C]. IEEE ISCAS(2006), pp.5487-5490.

DOI: https://doi.org/10.1109/iscas.2006.1693876

[6] Xu Zhigang, Chen Yingmei, Wang Tao, A 40-Gb/s Fully Integrated CMOS Optical Receiver Analog Front-End in 90-nm CMOS, The Journal of China Universities of Posts and Telecommunications, Vol. 19, Issue. 1, Feb. (2012), pp.124-128.

DOI: https://doi.org/10.1016/s1005-8885(11)60237-9