Design and Improvement of Host and Backup Selection


Article Preview

In order to resist the Single Event Upset(SEU)in outer space so that the camera focal plane array system could work in a long time, a design and improvement method for the selection of host and backup based on FPGA was introduced. VHDL was used to do the design and simulation, FPGA developed by Altera company was chosen as the hardware design platform. The results of experiment showed that the improved module could reliably get a group of effective data from the two in all cases and the camera focal plane array system could produce reliable driving timing for the CCD camera.



Advanced Materials Research (Volumes 588-589)

Edited by:

Lawrence Lim




Z. J. Liu et al., "Design and Improvement of Host and Backup Selection", Advanced Materials Research, Vols. 588-589, pp. 893-896, 2012

Online since:

November 2012




[1] WANG Qing-you. CCD application [M]. Tianjin: Tianjin University Press, 2000. 30-45. (in Chinese).

[2] YUE Min-juan. Reliability Design Based on FPGA Embedded for Compression System of Multispectral Image[D]. Harbin: Harbin Institute of Technology, 2007. (in Chinese).

[3] HUANG Mei-ling, ZHANG Bo-heng, BIAN Chuan-ping. TDI CCD Drivers with Simultaneously Tunable Integration Time and Series[J]. Semiconductor optoelectronic, 2008(1): 117-119. (in Chinese).

[4] LIU Yan, GAO Wei, CHEN Chu-jun. Design of TDI-CCD Driving Circuit Based on FPGA[J]. Modern electronic technology, 2010(4): 180-182. (in Chinese).

[5] JIANG Li-dong. Design and application of VHDL language  [M]. Beijing: Beijing University of Posts and Telecommunications Press, 2004. (in Chinese).