A 12-Bit 1GS/s Current-Steering DAC with Matching Capacitor in Switched Current Cell


Article Preview

This paper presents a 12-bit 1GS/s current-steering DAC with matching capacitor in switched current cell, which has been designed to enhance the DAC’s dynamic performance. Compared with traditional designs, the switched current cell with an matching capacitor can suppress the output-dependent delay differences effect. The Chip was designed by using TSMC 0.18μm CMOS mixed model, and the post-simulation results show that the DAC achieves 74.1 and 68.9 dBc SFDR at 1GS/s with 50MHz and 450MHz output frequency, respectively.



Advanced Materials Research (Volumes 588-589)

Edited by:

Lawrence Lim




X. B. Xue et al., "A 12-Bit 1GS/s Current-Steering DAC with Matching Capacitor in Switched Current Cell", Advanced Materials Research, Vols. 588-589, pp. 944-947, 2012

Online since:

November 2012




[1] Yongjian Tang, J. Briaire and K. Doris: A 14b 200MS/s DAC with SFDR>78dBc, IM3<-83dBc and NSD<-163dBm/Hz across the whole Nyquist band enabled by dynamic-mismathing mapping, IEEE Journal of Solid-State Circuits, Vol. 46(2010), pp.151-152.

DOI: https://doi.org/10.1109/vlsic.2010.5560316

[2] J. Wikner and Nianxiong Tan: Modeling of CMOS digital-to-analog converters for tele- communication, IEEE Transactions on Circuit and Systems II, Vol. 46(1999), pp.489-499.

DOI: https://doi.org/10.1109/82.769797

[3] Chen Tao, G. Georges: The Analysis and Improvement of a Current-Steering DAC's Dynamic SFDR—II: The Output-Dependent Delay Differences, IEEE Transactions on Circuits and Systems I, Vol. 54(2007), pp.268-279.

DOI: https://doi.org/10.1109/tcsi.2006.887598

[4] A. Van den Bosch, M. Steyaert and W. Sansen: SFDR-Bandwidth Limitations for High Speed High Resolution Current Steering CMOS D/A Converters, Proceedings of the 6th IEEE International Conference on Electronics, Circuits and Systems, Vol. 3(1999).

DOI: https://doi.org/10.1109/icecs.1999.814383