Solder Based Self-Assembled Structures for 3D Integration


Article Preview

A novel way of three dimensional (3D) chip stacking has been designed in a view to improve heat dissipation across the layers. Chip stacking using vertical interconnections forms microscale channels for coolant to circulate through the gaps. Solder-based self-assembled (SBSA) 3D structures have been designed as posts on simulated through silicon vias (TSVs) to prove the processing concept. The processing of SBSA structures using a low temperature solder alloy and dip soldering method is described. Additional processing steps to fabricate interconnected 3D structures were demonstrated. Mechanical grinding of the 3D structures shows that soldered SBSA structures were void free and robust enough to be used as a connection post for chip stacking. SBSA structures provide a solder bump that serves as a connection path in the integration of dissimilar electronic technologies. Conventional copper posts, developed in a previous project, can be an effective approach to integrated circuit (IC) stacking. However, the SBSA post provides more variety in size and shape with a potential to serve as a reservoir for solder to aid in chip bonding. The solder bumps are heat resistant and uniform thicknesses were obtained across a large array of SBSA structures. The electrical durability of SBSA posts were determined by completing I-V measurements after thermal treatments. Fabricated SBSA posts were subjected to thermal cycling with temperatures ranging from room temperature to 300 °C. The interconnected SBSA posts are shown to be stable until 165 °C with little variation in measured resistance.



Advanced Materials Research (Volumes 875-877)

Edited by:

Duanling Li, Dawei Zheng and Jun Shi




M. Rao "Solder Based Self-Assembled Structures for 3D Integration", Advanced Materials Research, Vols. 875-877, pp. 1604-1609, 2014

Online since:

February 2014





[1] D. H. Gracias, J. Tien, T. L. Breen, C. Hsu, and G. M. Whitesides, Science 289, 1170 (2000).

[2] H. He, J. Guan, and J. L. Lee, J. Controlled Release 110, 339 (2006).

[3] R. T. Howe, in 32nd International Symposium on Electron, Ion and Photon Beams (1988), vol. 6, p.1809.

[4] C. A. Mirkin, R. L. Letsinger, R. C. Mucic, and J. J. Storhff, Nature 382, 607 (1996).

[5] C. L. Randall, T. G. Leong, N. Bassik, and D. H. Gracias, Adv. Drug Deliv. Rev. 59, 1547 (2007).

[6] J. Y. Park, K. T. Kim, M. S. Sung, and J. J. Pak, Proc. Int. Conf. on Optical MEMS. p.79 (2003).

[7] J. -Z. Cheng, Z. -Y. Sun, C. -X. Zhang, L. -J. An, and Z. Tong, J. Chemical Physics 128, 074904 (2008).

[8] D. H. Gracias, V. Kavthekar, J. C. Love, K. E. Paul, and G. M. Whitesides, Advanced Materials 14, 235 (2002).

[9] K. Suzuki, H. Yamada, H. Miura, and H. Takanobu, Microsystem Technologies 13, 1047 (2007).

[10] R. T. Schweller, Ph.D. thesis, Northwestern University, United States (2007).

[11] A. Benitez, J. Esteve, and J. Bausells, in Proceedings of the IEEE MEMS Conference (1995), p.404.

[12] N. B. Bowden, Ph.D. thesis, Harvard University, United States (1999).

[13] G. M. Whitesides and B. Grzybowski, Science 295, 2418 (2002).

[14] R. Knuesel, S. Bose, W. Zheng, and H. O. Jacobs, in Materials Research Society Symposium Proceedings (2007), p.313.

[15] K. F. Harsh, V. M. Bright, and Y. C. Lee, in Proceedings of the Electronic Components and Technology Conference, (2000), p.1690.

[16] T. L. Breen, J. Tien, S. R. J. Oliver, T. Hadzic, and G. M. Whitesides, Science 284, 948 (1999).

[17] K. Harsh and Y. C. Lee, in Proceedings of the SPIE Conference (1998), p.177.

[18] A. Kamto, Y. Liu, L. Schaper, and S. L. Burkett, Thin solid films 518, 1614 (2009).

[19] R. Aschenbrenner, in 7th International Conference on Electronic Packaging Technology (2006), pp.1-3.

[20] A. Jain, R. Jones, R. Chatterjee, and S. Pozder, in IEEE Transactions on components and packaging technologies (2010), vol. 33, pp.56-63.

[21] S. C. Johnson, Semiconductor International 33, 12 (2010).

[22] R. K. Ulrich and W. D. Brown., Advanced electronic packaging, IEEE Press series on microelectronic systems (Wiley, 2006).

[23] H. Mizunuma, Y. -C. Lu, and C. -L. Yang, in IEEE Transactions on computer-aided design of integrated circuits and systems (2011), vol. 30, pp.1293-1306.

[24] J. Cong and Y. Zhang, in IEEE/ACM International Conference on computer-aided Design (2005), pp.745-752.

[25] D. Tuckerman and R. Pease, Electron Device Letters, IEEE 2, 126 (1981).

[26] N. Lei, A. Ortega, and R. Vaidyanathan, in Proceedings of ASME Conference (2007), 42789, pp.29-43.

[27] Y. Liu, Ph.D. thesis, University of Arkansas, United States (2009).

[28] D. Sekar, C. King, B. Dang, T. Spencer, H. Thacker, P. Joseph, M. Bakir, and J. Meindl, in Proceedings of International. Interconnect Technol. Conf. (2008), pp.13-15.

[29] T. Brunschwiler, B. Michel, H. Rothuizen, U. Kloter, B. Wunderle, H. Oppermann, and H. Reichl, p.1114 {1125 (2008).

[30] M. Rao, J. C. Lusth, and S. L. Burkett, J. Vac. Sci. Technol. B 27, 76 (2009).

[31] M. Rao, J. C. Lusth, and S. L. Burkett, J. Vac. Sci. Technol. B 29, 042003 (2011).

[32] M. Rao, J. C. Lusth, and S. L. Burkett, J. Vac. Sci. Technol. B 30, 032001 (2012).

[33] M. Rao, Video available on: http: /beastie. cs. ua. edu/~madhav/selfAssembly/trsqpyHiDef. wmv (2011).

[34] M. S. Angyal, Y. Shacham-Diamand, J. S. Reid, and M. -A. Nicolet, Applied Physics Letters 67, 2152 (1995).

[35] Y. Kariya and M. Otsuka, Journal of Electronic Materials 27, 866 (1998).

[36] S. Shin and J. Yu, in Advances in Electronic Materials and Packaging (2001), pp.229-234.

[37] L. Jian, L. Yongping, Z. Haiyan, W. Zhongwei, and L. Li, in 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (2009), pp.455-459.

DOI: 10.1109/ipfa.2009.5232610

Fetching data from Crossref.
This may take some time to load.