

Achieving Low D_{it} ($\sim 5 \times 10^{10} \text{eV}^{-1} \text{cm}^{-2}$), Competitive J_G ($\sim 5 \times 10^{-10} \text{A cm}^{-2}$) Performance and Enhanced Post-Stress Flatband Voltage Stability Using Deposited Oxide

Umesh Chand^{1,a*}, Chien Yu-Chieh^{1,b}, Abdul Hannan Yeo^{1,c},
Voo Qin Gui Roth^{1,d}, Shiv Kumar^{1,e}, Akhil Ranjan^{1,f}, Binni Varghese^{1,g},
Weijie Wang^{1,h}, Pavan Vudumula^{1,i}, Tamara Fidler^{2,j}, Patrick Schmid^{2,k},
Mario Saggio^{3,l}, Maurizio Castorina^{3,m}, Marco Camalleri^{3,n}, Jia Xie^{4,o},
Gong Xiao^{4,p}, Surasit Chung^{1,q}, Lakshmi Kanta Bera^{1,r}, Navab Singh^{1,s},
Yeo Yee Chia^{1,t}

¹Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR),
Singapore 138634

²Centrotherm International AG, Blaubeuren, Germany

³STMicron Electronics, Singapore & Catania, Italy

⁴National University of Singapore, Singapore

^achand_umesh@a-star.edu.sg, ^bChien_Yu_Chieh@a-star.edu.sg,

^cHannan_Yeo@a-star.edu.sg, ^dRoth_Voo@a-star.edu.sg,

^eshiv_kumar@ime.a-star.edu.sg, ^fRanjan_Akhil@a-star.edu.sg, ^gBinni_Varghese@a-star.edu.sg,

^hWang_Weijie@a-star.edu.sg, ⁱvudumulapk@ime.astar.edu.sg, ^jtamara.fidler@centrotherm.de,

^kpatrick.schmid@centrotherm.de, ^lmario.saggio@st.com, ^mmaurizio.castorina@st.com,

ⁿmarco.camalleri@st.com, ^ojiaweix@u.nus.edu, ^pegong@nus.edu.sg,

^qsurasit_chung@ime.a-star.edu.sg, ^rlakshmi_kanta_bera@ime.a-star.edu.sg,

^snavab@ime.a-star.edu.sg, ^tyeo_yee_chia@hq.a-star.edu.sg

Keywords: Deposited Oxide, Interface Trap Density, Flat Band Voltage, and Reliability.

Abstract. In this work, we propose and experimentally validate a novel approach to achieve superior interface properties of the SiO₂/SiC MOS capacitors through a low-temperature oxide deposition technique for gate dielectric followed by a nitridation process. Low interface trap density ($\sim 5 \times 10^{10} \text{eV}^{-1} \text{cm}^{-2}$), robust flat-band voltage stability under positive bias stress, and decent leakage current density ($J_G \sim 5 \times 10^{-10} \text{A cm}^{-2}$) can be unambiguously verified after nitric oxide (NO) gas post-deposition annealing.

Introduction

Silicon carbide (SiC) power MOSFETs are a key enabling technology in high-efficiency power electronics applications, particularly in systems requiring high voltage, high temperature, and high switching frequency. Despite their promise, one of the primary challenges SiC MOSFETs faces is their inherently low channel mobility, which limits overall device performance[1,2]. This issue is largely attributed to the high interface trap density (D_{it}) at the SiO₂/SiC interface, primarily caused by carbon-related defects formed during the high-temperature oxidation process to create the gate dielectric layer [2,3]. These defects introduce unwanted energy states within the bandgap, which act as traps, reducing the mobility of carriers and thereby degrading the on-state performance of the device.

Various strategies have been explored to mitigate these challenges, including modifications to the oxidation process and post-oxidation annealing treatments. Traditional oxidation methods at high temperatures often result in significant carbon contamination at the SiC interface, increasing the density of interface traps. Low-temperature deposition techniques have recently emerged as a promising alternative. These methods offer better control over the interface properties, reducing carbon-related defects and thus improving channel mobility [4,5]. However, despite the advantages,

the precise impact on long-term device reliability and performance remains an open area of research. A deeper understanding of the SiO₂/SiC interface engineering under these conditions is crucial to unlocking the full potential of SiC MOSFETs.

In this work, we explore the effectiveness of a low-temperature deposited oxide as a gate dielectric in mitigating interface-related challenges in SiC MOSFET technology. Our results show that the deposited oxide approach yields a minimal D_{it} of $\sim 5 \times 10^{10} \text{ eV}^{-1} \text{ cm}^{-2}$, excellent device-to-device uniformity, decent leakage current density (J_G), and superior flat-band voltage stability (V_{FB}) under positive bias stress.




Fig. 1. Fabrication process flow for the SiO₂/SiC MOS capacitors.

Result and Discussion

SiO₂/SiC MOS capacitors were fabricated on a highly doped n-type 4° off-cut (0001) 4H-SiC substrate, with a 10 μm thick nitrogen-doped homo-epilayer. Key aspects of the process flow are illustrated in Fig. (1). High-resolution transmission electron microscopy (HRTEM) images were obtained for all the samples to investigate the presence of an additional layer at the SiO₂/SiC interface following post-oxidation/deposition annealing (POA/PDA). A sharp interface can be seen between SiO₂ and SiC [Fig. 2(a-b)]. To access device yield and uniformity, we randomly selected 15 devices of the same die and measured J_G [Fig. 3(a)]. The tight statistical distribution of J_G for randomly selected devices is shown in Fig. 3(b). Capacitance-voltage (C - V) measurement was conducted to investigate the impact of different methods on the SiO₂/SiC interface [Fig. 3(c-f)]. The oxide-4 devices significantly reduce D_{it} to $\sim 5 \times 10^{10} \text{ eV}^{-1} \text{ cm}^{-2}$ [Fig. 4(a)], which may be attributed to the effective mitigation of carbon-related defects in deposited oxide, and the incorporation of nitrogen may further passivate dangling bonds at the SiO₂/SiC interface after NO POA. The tight distribution with small coefficient of variation (σ/μ) is observed for D_{it} [Fig. 4(b)]. X-ray photoelectron spectroscopy (XPS) study supported the existence of a slightly nitrogen-rich SiC surface after NO POA/PDA [Fig. 4(c)].




Fig. 2. (a-d) Cross-sectional TEM of the SiO₂/SiC interface for all the samples.




Fig. 3. (a) J_G - V_G for the SiC/SiO₂ MOS capacitors and (b) statistical distribution of J_G for randomly selected devices and (c-f) quasi static and 1 MHz C-V curves of the SiO₂/SiC MOS capacitors.

Next, the C - V measurements were repeated from -5 V to various accumulation voltages from 5 V to 25 V [Fig. 5(a-d)] to investigate the effect of high accumulation voltage on flat-band (V_{FB}) stability. The improved V_{FB} stability for the oxide-4 devices could be due to the reduction of interface defects and near interface traps at the SiO₂/SiC interface. Furthermore, we examined the V_{FB} stability by conducting a positive bias stress test. The oxide field (E_{ox}) is applied according to industry guidelines to ensure accurate and reliable testing procedures [10]. A constant voltage stress corresponding to E_{ox} values of 3 , 5 , and 7 MV/cm was applied for a duration of up to 10^3 s [Fig. 5(e-h)]. The bulk trap density (ΔN_{ox}) extracted as a function of bias stress time with various E_{ox} values of 3 , 5 , and 7 MV/cm shown in Fig. 6(a-d). The oxide-4 scheme device manifests superior V_{FB} stability against bias stress with the lowest extracted ΔN_{ox} .




Fig. 4. (a) energy distribution of D_{it} estimated by the high-low method [2], (b) the distribution of D_{it} extracted at around $E_c - 0.2$ eV, and (c) nitrogen concentration plotted for all samples.




Fig. 5. (a-d) $C-V$ curves with different accumulation voltages of the SiO₂/SiC MOS capacitors and (e-h) ΔV_{FB} as a function of bias stress time with various E_{ox} of 3, 5, and 7 MV/cm.

This can be attributed to the minimization of carbon-related defects through the deposited oxide approach, in which the trap states are further reduced by NO-PDA. Finally, we benchmark the D_{it} and J_G of our devices with previously reported deposited oxide SiC devices (Table I). It is reasonable to conclude that the oxide-4 device in this study has achieved the lowest J_G ($\sim 5 \times 10^{-10}$ A cm⁻²) and a satisfactory D_{it} value ($\sim 5 \times 10^{10}$ eV⁻¹cm⁻²).




Fig. 6. (a-d) ΔN_{ox} as a function of bias stress time with various E_{ox} field of 3, 5, and 7 MV/cm. (e) change in ΔN_{ox} plotted as a function of nitrogen concentration and Table-1 Benchmark of this work with reported work.

Conclusion

In summary, our deposited gate oxide on SiC with NO-POA had produced low D_{it} and led to a significant enhancement in MOS capacitor device performance and reliability such as superior V_{FB} stability under positive bias stress.

Acknowledgement

This work was supported by the Science and Engineering Research Council of A*STAR (Agency for Science, Technology, and Research) Singapore, under Grant No. A20H9a0242.

References

- [1] T. Kimoto and H. Watanabe, Appl. Phys. Express 13, 120101 (2020).
- [2] T. Kimoto and J. A. Cooper, Fundamentals of Silicon Carbide Technology: Growth, Characterization, Devices, and Applications (Wiley, New York, 2014).
- [3] U. Chand et al., International Conference on Silicon Carbide and Related Materials (ICSCRM), (2023).
- [4] P. Fiorenza, et al., Material Science in Semiconductor Processing, 169, 107866 (2023).
- [5] T.H. Kil, et al., AIP Advance,13, 115304 (2023).
- [6] M. Yakut, et al., ICSCRM, (2023).
- [7] K. Tachiki, et al., Applied Physics Express, 14,031001 (2021).
- [8] M. Lim, et al., ICSCRM, 535-540, (2019).
- [9] S. Asaba, et al., ICSCRM, 924, 457-460 (2017).
- [10] D. A. Gajewski et al., ICSCRM, 179-186 (2023).