

## Calculation of the Whole Interface State Density Profile in SiO<sub>2</sub>/SiC Lateral MOSFETs

Marco Zignale<sup>1,2,a</sup>, Patrick Fiorenza<sup>1,b\*</sup>, Lucia Calcagno<sup>2,c</sup>, Marina Antoniou<sup>3,d</sup>,  
Filippo Giannazzo<sup>1,e</sup>, Fabrizio Roccaforte<sup>1,f</sup>

<sup>1</sup>CNR-IMM, Strada Ottava 5, 95121 Catania, Italy

<sup>2</sup>Dipartimento di Fisica ed Astronomia, Università degli Studi di Catania, via Santa Sofia 64, 95121 Catania, Italy

<sup>3</sup>School of Engineering, University of Warwick, Coventry, UK

<sup>a</sup>marco.zignale@imm.cnr.it, <sup>b\*</sup>patrick.fiorenza@imm.cnr.it, <sup>c</sup>lucia.calcagno@ct.infn.it,

<sup>d</sup>marina.antoniou@warwick.ac.uk, <sup>e</sup>filippo.giannazzo@imm.cnr.it, <sup>f</sup>fabrizio.roccaforte@imm.cnr.it

**Keywords:** silicon carbide, SiC, MOSFET, interface states, D<sub>it</sub>.

**Abstract.** Silicon carbide (SiC) has emerged as a leading material for high-power applications. However, the high density of interface states (D<sub>it</sub>) at the SiO<sub>2</sub>/SiC interface still constrains the performance and reliability of MOSFET devices. In this work, lateral 4H-SiC MOSFETs subjected to post-deposition annealing (PDA) in nitric oxide (NO) of different durations were investigated through capacitance-voltage measurements, supported by an analytical model and an iterative MATLAB-based D<sub>it</sub> extraction algorithm. The results demonstrate that NO PDA effectively reduces D<sub>it</sub> not only near the conduction band edge but also towards the valence band, yielding improved channel mobility (μ<sub>FE</sub>) and enhanced threshold voltage stability.

### Introduction

Silicon carbide has emerged as the reference material for high-power and high-voltage applications thanks to its superior physical properties. In 4H-SiC MOSFETs, these properties allow for enhanced voltage and current ratings as a consequence of the high critical electric field combined with intrinsically lower conduction resistance. A major challenge, however, arises from the relatively high density of interface states (D<sub>it</sub>) at the oxide/semiconductor interface, which remains significantly larger with respect to Si. Interface states have been widely recognised as a critical factor that degrades fundamental device parameters, including the field-effect channel mobility (μ<sub>FE</sub>) and the on-resistance (R<sub>ON</sub>) [1,2]. The impact of D<sub>it</sub> on conduction is strongly dependent on the processing of the SiO<sub>2</sub>/4H-SiC interface [3] and can be mitigated by post-oxidation annealing (POA) or post-deposition annealing (PDA) in NO ambient [4]. However, introducing nitrogen during PDA can create trapping states at the SiO<sub>2</sub>/4H-SiC interface, potentially negatively affecting the stability of the threshold voltage (V<sub>th</sub>) [5,6].

In this context, it is crucial to investigate the evolution of the D<sub>it</sub> not only near the 4H-SiC conduction band but also those close the valence band, as well as the near-interface oxide traps (NIOTs) that may form during prolonged PDAs in NO.

In this work, experimental and simulated capacitance-voltage (C-V) measurements were carried out on lateral MOSFETs subjected to PDAs of different duration in NO ambient [7], in order to investigate the electrical evolution of D<sub>it</sub> across the entire wide bandgap of the SiO<sub>2</sub>/4H-SiC system. Unlike MOS capacitors, which do not allow a complete evaluation of D<sub>it</sub> over the entire semiconductor band gap, lateral MOSFETs enable direct access to the full 4H-SiC band gap.


### Experimental

This study is focused on lateral n-channel MOSFETs with the p-type body obtained by Al ion implantation into an n-type epitaxial layer with a doping concentration of approximately N<sub>D</sub>=9·10<sup>15</sup> cm<sup>-3</sup>. The implantation process was optimised by adjusting both fluence and ion energy

to achieve a uniform doping profile within the body, resulting in a final concentration in the range of  $N_A=2-3 \cdot 10^{17} \text{ cm}^{-3}$ . The oxide layer was subsequently deposited by Low Pressure Chemical Vapour Deposition (LPCVD), with process parameters controlled to obtain an average thickness of about 55 nm, as confirmed by capacitance measurements of MOSFETs in the accumulation regime [7]. Post-deposition annealing (PDA) was then performed for different durations, specifically 10, 20, 50 and 120 minutes, with the aim of identifying an optimal processing window that maximises the passivation effect of the treatment while avoiding secondary effects, such as defect formation induced by prolonged exposure to high temperatures in a NO ambient.

## Results

The MOSFETs were characterised by measuring capacitance-voltage (C-V) curves using a CASCADE Microtech probe station equipped with a Keysight B1505A parameter analyser. *Figure 1* reports the C-V characteristics acquired at 1 kHz and room temperature, with the gate voltage swept from  $-20 \text{ V}$  to  $+10 \text{ V}$ , i.e. from accumulation to inversion.




**Fig. 1.** C-Vs measured on the different MOSFETs subjected to different PDAs in NO.

As shown in *Figure 1*, increasing the duration of NO annealing modifies the slope of the C-V curves. Although the overall shape of the experimental curves remains similar, differences emerge in the positive gate voltage region, where a progressive increase in the slope can be observed as the annealing time extends from 10 to 120 minutes. This behaviour indicates the effectiveness of post-deposition annealing in reducing the density of interface states near the conduction band. A corresponding shift of the minimum point of the C-V curves towards more negative gate voltages is also observed with increasing annealing duration. In addition, for gate voltages below  $-5 \text{ V}$ , a slight variation in the slope can be observed, which may be attributed to changes in the interface states located close to the valence band. Taken together, these features suggest the evolution of the  $D_{it}$  profile as a function of annealing in NO ambient.

Following the electrical characterisation of the MOSFETs, the density and distribution of interface states were evaluated using an analytical model. For this purpose, an in-house MATLAB algorithm was developed to extract the  $D_{it}$  profile in MOSFET structures through an iterative procedure. The model, derived from the ideal C-V response of a MOS structure without interface states, accounts for their contribution as a function of energy level and density, thereby generating a modified C-V profile that reproduces the experimental data acquired. In particular, the model iterates on a set of pre-defined level with specific energy dispersion (exponential, Gaussian etc.) in order to achieve the best fit of the experimental C-V curves.

In order to simplify the analysis, the incorporation of traps was represented using analytical mathematical profiles such as Gaussian, exponential, or linear functions, which ensure mathematical continuity for any energy value within the bandgap and allow the construction of a trap density profile across the semiconductor band gap. As a reference for this modelling, discrete energy levels reported in the literature were incorporated, including bulk defects such as carbon clusters and silicon or carbon vacancies [8], as well as interface defects associated with the incorporation of NO molecules [9], as shown in *Figure 2*.



**Fig. 2.** Discrete levels used to calculate the  $D_{it}$  profile in the whole 4H-SiC band gap.

These assumptions came from the hypothesis that the bulk semiconductor levels can be mirrored at the interface with the  $\text{SiO}_2$  insulating layer.


To provide a detailed description of the adopted approach, *Table 1* summarises the main characteristics of the interface states considered in the iterative simulation. Both the trap type (donor or acceptor) and the mathematical distribution used for their representation (Gaussian, uniform, or exponential) are reported, together with their corresponding energy position within the bandgap and their relative weight. These centres were then combined to construct the overall  $D_{it}$  profile, which was subsequently used to evaluate the modifications induced by PDA across the 4H-SiC band gap.

**Table 1.** Mathematical functions associated to each discrete level for the fitting of the C-V curves.

Trap Type	Distribution Shape	Energy Position (from $E_v$ ) [eV]	Length [a.u.]
Donor	Gaussian	0.2	0.1
Donor	Uniform	0.3	0.3
Donor	Uniform	0.6	0.6
Donor	Uniform	1.1	0.4
Donor	Uniform	1.5	0.4
Acceptor	Uniform	2.4	1.8
Acceptor	Exponential	3.26	0.19
Acceptor	Exponential	3.26	0.03

The constructed trap profiles were incorporated into the ideal C-V response of MOSFETs, allowing close agreement with the experimental measurements. As a representative case, *Figure 3*


presents the fitting of the C-V curve measured after 120 minutes of PDA, obtained through the MATLAB iterative loop simulation with a trap profile specifically developed for this condition. The good agreement between experiment and simulation highlights the capability of the adopted model to capture the contribution of interface states across the 4H-SiC bandgap.



**Fig. 3.** Example of an experimental C-V curve (120 min of PDA) fitted by the iterative MATLAB loop.

In particular, the use of an exponential trap profile near the conduction band of the semiconductor has a significant impact on the charge accumulated in these interface states and, consequently, on the total capacitance of the device. At high trap densities, the charge stored in the trap energy levels becomes non-negligible, leading to an increase in capacitance at fixed gate bias values and resulting in a modification of the final C-V curve. Similarly, donor-like traps introduced near the valence band induce variations in the C-V characteristics, especially for gate bias values below  $-5$  V.

By extending the analysis to all NO PDA durations, the variations induced by the different annealing times could be identified as is shown in *Figure 4*. The results show that increasing the annealing time in NO reduces the exponential tail of the  $D_{it}$  profile near the 4H-SiC conduction band edge, while also decreasing the states located below the mid-gap and close to the valence band edge.



**Fig. 4.**  $D_{it}$  profiles obtained on the different MOSFETs subjected to different PDAs in NO.

These combined experimental and simulated findings are consistent with an enhancement of the field-effect channel mobility ( $\mu_{FE}$ ) and a reduction of  $V_{th}$  instability when the PDA is sufficiently long, as previously reported [10].

## Conclusion

The results presented in this work demonstrate that NO PDA treatments induce a progressive reduction of interface states not only close to the 4H-SiC conduction band edge but also near the valence band. This finding contrasts with earlier studies that reported a detrimental effect near the valence bandgap edge [11]. The combined experimental and simulated analyses further confirm that sufficiently long PDA durations lead to an enhancement of the  $\mu_{FE}$  and a reduction of  $V_{th}$  instability. Nonetheless, achieving a reliable improvement in interfacial transport properties requires a fine control of the PDA conditions in order to maximise the beneficial passivation effect while avoiding the onset of secondary mechanisms that could reintroduce defects or compromise threshold voltage stability.

## Acknowledgment

This work is supported by Horizon EU Advances in Cost-Effective HV SiC Power Devices for Europe's Medium Voltage Grids (AdvanSiC) Project Grant number 101075709. Some authors acknowledge the project iENTRANCE@ENL funded by the European Union - NextGenerationEU.

## References

- [1] Cabello, M., Soler, V., Rius, G., Montserrat, J., Rebollo, J., & Godignon, P. (2018). Advanced processing for mobility improvement in 4H-SiC MOSFETs: A review. *Materials Science in Semiconductor Processing*, 78, 22-31.
- [2] Fiorenza, P., Giannazzo, F., Frazzetto, A., & Roccaforte, F. (2012). Influence of the surface morphology on the channel mobility of lateral implanted 4H-SiC (0001) metal-oxide-semiconductor field-effect transistors. *Journal of Applied Physics*, 112(8).
- [3] Roccaforte, F., Fiorenza, P., Greco, G., Nigro, R. L., Giannazzo, F., Iucolano, F., & Saggio, M. (2018). Emerging trends in wide band gap semiconductors (SiC and GaN) technology for power devices. *Microelectronic Engineering*, 187, 66-77.
- [4] Fiorenza, P., Giannazzo, F., Cascino, S., Saggio, M., & Roccaforte, F. (2020). Identification of two trapping mechanisms responsible of the threshold voltage variation in SiO<sub>2</sub>/4H-SiC MOSFETs. *Applied Physics Letters*, 117(10).
- [5] Yano, H., Kanafuji, N., Osawa, A., Hatayama, T., & Fuyuki, T. (2014). Threshold voltage instability in 4H-SiC MOSFETs with phosphorus-doped and nitrided gate oxides. *IEEE Transactions on electron devices*, 62(2), 324-332.
- [6] Lelis, A. J., Green, R., Habersat, D. B., & El, M. (2014). Basic mechanisms of threshold-voltage instability and implications for reliability testing of SiC MOSFETs. *IEEE Transactions on Electron Devices*, 62(2), 316-323.
- [7] Fiorenza, P., Bongiorno, C., Giannazzo, F., Alessandrino, M. S., Messina, A., Saggio, M., & Roccaforte, F. (2021). Interfacial electrical and chemical properties of deposited SiO<sub>2</sub> layers in lateral implanted 4H-SiC MOSFETs subjected to different nitridations. *Applied Surface Science*, 557, 149752.
- [8] Kimoto, T., & Cooper, J. A. (2014). *Fundamentals of silicon carbide technology: growth, characterization, devices and applications*. John Wiley & Sons.

- [9] Shimizu, T., Akiyama, T., Nakamura, K., Ito, T., Kageshima, H., Uematsu, M., & Shiraishi, K. (2021). Reaction of NO molecule at 4H-SiC/SiO<sub>2</sub> interface: An ab initio study for the effect of NO annealing after dry oxidation. *Japanese Journal of Applied Physics*, 60(SB), SBBD10.
- [10] Fiorenza, P., Zignale, M., Camalleri, M., Scalia, L., Zanetti, E., Saggio, M., ... & Roccaforte, F. (2024). Impact of the NO annealing duration on the SiO<sub>2</sub>/4H-SiC interface properties in lateral MOSFETs: The energetic profile of the near-interface-oxide traps. *Materials Science in Semiconductor Processing*, 169, 107866.
- [11] Chung, G. Y., Tin, C. C., Williams, J. R., McDonald, K., Di Ventra, M., Pantelides, S. T., ... & Weller, R. A. (2000). Effect of nitric oxide annealing on the interface trap densities near the band edges in the 4H polytype of silicon carbide. *Applied Physics Letters*, 76(13), 1713-1715.