

## Influence of Cell Structure and Topology on $C_{oss}$ of 4H-SiC MOSFET

Ruei-Ci Wu<sup>1,a</sup>, Kung-Yen Lee<sup>2,3,b\*</sup>, Pei-Chi Liao<sup>2,c</sup>, Pei-Chun Liao<sup>2,d</sup>,  
Jui-Chi Chu<sup>2,e</sup>

<sup>1</sup>SiCEV Electronics Co., Ltd, Taiwan

<sup>2</sup>Graduate School of Advanced Technology, National Taiwan University, Taiwan

<sup>3</sup>Department of Engineering Science and Ocean Engineering, National Taiwan University, Taiwan


<sup>a</sup>ricky\_wu@sicev.com.tw, <sup>b</sup>kylee@ntu.edu.tw, <sup>c</sup>r13k43003@ntu.edu.tw, <sup>d</sup>d13k44005@ntu.edu.tw,  
<sup>e</sup>r13k43039@ntu.edu.tw

**Keywords:** Cell topology, Split-gate MOSFET, Output capacitance ( $C_{oss}$ ), Abrupt drop phenomenon, Switching losses

**Abstract.** This study demonstrates that the output capacitance ( $C_{oss}$ ) of a 4H-SiC MOSFET is proportional to the length of JFET ( $L_{JFET}$ ) at a low  $V_{ds}$ , since under this condition, the gate-to-drain capacitance ( $C_{gd}$ ) may account for nearly half of  $C_{oss}$ . Furthermore, when  $V_{ds}$  is low, the  $C_{oss}$  of MOSFETs with square and hexagonal cell topologies is approximately 20% and 25% higher than that of MOSFETs with the strip cell topology, respectively, due to larger JFET areas. However, when  $V_{ds}$  is higher, the  $C_{oss}$  of MOSFETs with square and hexagonal cell topologies is lower because of the lower drain-to-source capacitance ( $C_{ds}$ ) resulting from smaller Pwell areas. The split-gate MOSFET can reduce  $C_{gd}$ , but the smaller poly-gate area decreases the depletion capability, resulting in a higher  $C_{ds}$ . As  $L_{JFET}$  of the MOSFET decreases,  $C_{gd}$  becomes lower, which may shorten the switching time, but due to the increased area of Pwell ( $L_{PW}$ ), the reverse recovery current ( $I_{rr}$ ) increases. This study proposes partially increasing the gate oxide thickness. Although this may slightly increase  $C_{ds}$ , the shorter switching time results in a 5% reduction in the turn-on switching loss ( $E_{on}$ ).

### Introduction


$C_{oss}$  has a significant impact on the switching time and reverse recovery characteristics of MOSFETs [1], [2], [3].  $C_{oss}$  consists of  $C_{gd}$  and  $C_{ds}$ , and  $C_{ds}$  consists of the sidewall and bottom capacitances of the Pwell ( $C_{SW}$  and  $C_{BT}$ ) [4], [5], as illustrated in Fig. 1. Therefore, the structure and topology of both the JFET and Pwell significantly influence  $C_{oss}$  [6], [7]. However, their correlation and mechanisms have not yet been sufficiently studied. When  $V_{ds}$  is low,  $C_{oss}$  is dominated by  $C_{gd}$  and  $C_{SW}$ . At high  $V_{ds}$ , the JFET is fully depleted,  $C_{gd}$  and  $C_{SW}$  is saturated, and  $C_{oss}$  is then dominated by  $C_{BT}$  [5], [8], [9]. Therefore, the area of the JFET and the sidewall of the P-well affect  $C_{oss}$  more significantly at low  $V_{ds}$ , whereas the area of the bottom of P-well affects  $C_{oss}$  at high  $V_{ds}$ . This study investigated the influences of the variation of  $L_{JFET}$  and  $L_{PW}$ , as well as the split-gate structure on  $C_{oss}$ . Accordingly, the  $C_{oss}$  of MOSFETs with strip, square, and hexagonal cell topologies was compared. Furthermore, turn-on time ( $t_{on}$ ), reverse recovery current ( $I_{rr}$ ), and turn-on energy loss ( $E_{on}$ ) of the MOSFETs with different  $L_{JFET}$  and  $L_{PW}$  were obtained by the double pulse test (DPT) in this study.



**Fig. 1.** Schematic and parasitic capacitances of the 4H-SiC MOSFETs in this study.

## Experimental

The MOSFETs with strip, square, and hexagonal cell topologies were fabricated in this study, as shown in Fig. 2. The  $L_{JFET}$  and  $L_{PW}$  of the MOSFETs are listed in Table I. The concentrations of epitaxy and Pwell of the MOSFETs are approximately  $8 \times 10^{15} \text{ cm}^{-3}$  and  $2 \times 10^{18} \text{ cm}^{-3}$ , respectively. For comparison, the split-gate MOSFET was also fabricated, with the spacing between adjacent poly gates being  $1.0 \mu\text{m}$ . The forward and reverse  $I_{ds}$ - $V_{ds}$  curves and capacitances of MOSFETs were measured by Keysight B1505A, whereas the DPT was simulated using TCAD software, Sentaurus.



**Fig. 2.** The capacitances of MOSFETs with different cell structures and topologies. All the MOSFETs were fabricated in this study.


**Table I.** The structural parameters of MOSFETs fabricated in this study.

Topologies	Strip	Strip	Strip	Strip	Split-gate	Square	Hexagonal
$L_{JFET}$ ( $\mu\text{m}$ )	2.4	2.2	2.0	2.2	2.2	2.4	2.4
$L_{PW}$ ( $\mu\text{m}$ )	6.5	6.5	6.5	5.0	5.0	6.5	6.5


## Results and Discussions

Fig. 3 shows that the on-resistance ( $R_{on}$ ) of the hexagonal-cell and square-cell MOSFETs is approximately 21 % and 10 % lower than that of the conventional strip-cell MOSFET, respectively, because of the larger channel areas. Additionally, Fig. 4 shows that their breakdown voltages ( $BV$ ) are nearly the same. According to Fig. 5, when  $V_{ds}$  is low (less than 10 V),  $C_{gd}$  represents approximately half of  $C_{oss}$  in the conventional strip-cell MOSFET, as indicated by the blue dashed and red dotted lines. In addition, since the abrupt drop occurs at a  $V_{ds}$  of 10 V, this implies that the JFET is fully depleted at this point. Therefore, when  $V_{ds}$  exceeds 10 V, both  $C_{gd}$  and  $C_{sw}$  become saturated, and  $C_{oss}$  is dominated by  $C_{BT}$ , as illustrated in Fig. 1.


As shown in Fig. 6, when  $V_{ds}$  is low,  $C_{oss}$  decreases as  $L_{JFET}$  is shortened from  $2.4 \mu\text{m}$  to  $2.0 \mu\text{m}$ , due to a reduction in  $C_{gd}$ . When  $L_{JFET}$  is shortened by  $0.2 \mu\text{m}$ ,  $C_{oss}$  decreases by 2%. However, as  $V_{ds}$  increases, the difference between  $C_{oss}$  of the various MOSFETs becomes small. This is because  $C_{gd}$  decreases more rapidly than  $C_{ds}$ , making its influence on  $C_{oss}$  less significant. After the abrupt drop, the  $C_{oss}$  of different MOSFETs are more consistent, because  $C_{BT}$  of each MOSFETs is similar.




**Fig. 3.** The measured forward  $I_{ds}$ - $V_{ds}$  curves of the MOSFETs with different cell topologies.



**Fig. 4.** The measured reverse  $I_{ds}$ - $V_{ds}$  curves of the MOSFETs with different cell topologies.



**Fig. 5.** The measured  $C_{iss}$ ,  $C_{oss}$ , and  $C_{rss}$  ( $C_{gd}$ ) of the conventional strip-cell MOSFET.



**Fig. 6.** The measured  $C_{oss}$  of the conventional strip-cell MOSFETs with different  $L_{JFET}$  and  $L_{PW}$ .

From Fig. 7, at a low  $V_{ds}$ , the  $C_{oss}$  of the square and hexagonal-cell MOSFETs are 20% and 25% higher than that of the strip-cell MOSFET, respectively, because of the higher  $C_{gd}$  resulting from the larger JFET area and higher  $C_{sw}$  resulting from more sidewalls of Pwells. Nevertheless, after the abrupt drop, the  $C_{oss}$  of the square and hexagonal-cell MOSFETs becomes slightly lower than that of the strip-cell MOSFET, owing to their smaller P-well areas. Even though the difference in  $C_{oss}$  is relatively small, high-voltage switching can still cause considerable variations in space charge and significantly affect  $I_{tr}$ . Additionally, it can be inferred that when  $C_{oss}$  is higher at low  $V_{ds}$ , it may be lower at high  $V_{ds}$  when the chip area of the MOSFET is fixed.

As shown in Fig. 8,  $C_{gd}$  can be reduced not only by shortening  $L_{JFET}$  or decreasing the JFET area, but also by reducing the poly-gate area. Therefore, a split-gate MOSFET with the poly-gate length reduced by  $1.0 \mu\text{m}$  exhibits a 28% reduction in  $C_{oss}$  at low  $V_{ds}$ . However, a smaller poly gate reduces the depletion capability of the MOSFET, leading to a higher  $C_{ds}$ . As a result, after  $C_{gd}$  saturates, the  $C_{oss}$  of the split-gate MOSFET may become higher than that of the conventional MOSFET, and the abrupt drop occurs later since the JFET should be fully depleted at a higher  $V_{ds}$ .

According to Fig. 9, when  $L_{\text{JFET}}$  decreases,  $C_{\text{gd}}$  is reduced, allowing the MOSFET to turn on more quickly. Therefore, the turn-on time ( $t_{\text{on}}$ ) is shortened. However,  $I_{\text{tr}}$  may increase due to the larger P-well area, which leads to a higher  $C_{\text{ds}}$ . Hence, it can be concluded that there is a trade-off between  $t_{\text{on}}$  and  $I_{\text{tr}}$ . In addition, it is found that the MOSFET with  $L_{\text{JFET}}$  and  $L_{\text{PW}}$  of 2.2  $\mu\text{m}$  and 6.5  $\mu\text{m}$ , respectively, achieves an  $E_{\text{on}}$  of about 8% and 6% lower than those of the other two MOSFETs with  $L_{\text{JFET}}$  and  $L_{\text{PW}}$  of 2.0  $\mu\text{m}$  and 6.5  $\mu\text{m}$ , and 2.4  $\mu\text{m}$  and 6.5  $\mu\text{m}$ , respectively, as shown in Fig. 9.




Fig. 7. The measured Coss of the MOSFETs with different cell topologies.




Fig. 8. The measured Coss of the conventional and split-gate MOSFETs.






Fig. 9. The simulated turn-on waveforms of the MOSFETs with different structures during DPT.

In this study, a novel MOSFET with partially thickened gate oxide is proposed, as shown in Fig. 10. This design lowers  $C_{\text{gd}}$  by reducing the gate oxide capacitance, yet it does not significantly affect  $C_{\text{ds}}$ , since the depletion width of the P-N junction is maintained. As a result, the  $t_{\text{on}}$  of the novel MOSFET is slightly shorter than that of the conventional MOSFET, whereas the  $I_{\text{tr}}$  of both MOSFETs remains nearly the same, as shown in Fig. 11. Consequently, the  $E_{\text{on}}$  of the novel MOSFET is reduced by 5% compared with that of the conventional MOSFET.



**Fig. 10.** Schematic of the novel MOSFET with a partially thickened gate oxide.



**Fig. 11.** The simulated turn-on waveforms of the conventional and novel MOSFETs during DPT.

## Summary

Before the abrupt drop,  $C_{oss}$  is dominated by  $C_{gd}$  and  $C_{ds}$ , whereas after the abrupt drop, it is dominated only by  $C_{ds}$  because JFET is fully depleted. Hence, at low  $V_{ds}$ , MOSFETs with a longer  $L_{JFET}$  or a larger JFET area, such as hexagonal-cell and square-cell MOSFETs, exhibit higher  $C_{oss}$ . At higher  $V_{ds}$ ,  $C_{oss}$  increases with the Pwell area. In addition, although the split-gate MOSFET can reduce  $C_{gd}$ , its inferior depletion capability not only delays the occurrence of the abrupt drop but may also lead to an increase in  $C_{ds}$ .

$C_{gd}$  and  $C_{ds}$  depend on the areas of the JFET and P-well, respectively. Thus, a higher  $C_{gd}$  may correspond to a lower  $C_{ds}$ . Furthermore,  $t_{on}$  and  $I_{rr}$  depend on  $C_{gd}$  and  $C_{ds}$ , respectively. Consequently, a shorter  $t_{on}$  results in a higher  $I_{rr}$ . This indicates a trade-off between  $t_{on}$  and  $I_{rr}$ .

This study proposes a novel MOSFET with a partially thickened gate oxide, which shortens  $t_{on}$  but ensures that  $I_{rr}$  does not increase excessively. According to the simulation results, the  $E_{on}$  of the novel MOSFET is 5% lower than that of the conventional MOSFET.

---

**References**

- [1] H. Jiang, J. Wei, X. Dai, C. Zheng, M. Ke, X. Deng, Y. Sharma, I. Deviny and P. Mawby, "SiC MOSFET with Built-in SBD for Reduction of Reverse Recovery Charge and Switching Loss in 10-kV Applications," 2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD), Sapporo, Japan, 2017, pp. 49-52, doi: 10.23919/ISPSD.2017.7988890.
- [2] J. Wei, M. Zhang, H. Jiang, X. Zhou, B. Li and K. J. Chen, "Superjunction MOSFET with Dual Built-In Schottky Diodes for Fast Reverse Recovery: A Numerical Simulation Study," in *IEEE Electron Device Letters*, vol. 40, no. 7, pp. 1155-1158, July 2019, doi: 10.1109/LED.2019.2917556.
- [3] S. Jahdi, O. Alatise, R. Bonyadi, P. Alexakis, C. A. Fisher, J. A. Ortiz Gonzalez, L. Ran and P. Mawby, "An Analysis of the Switching Performance and Robustness of Power MOSFETs Body Diodes: A Technology Evaluation," in *IEEE Transactions on Power Electronics*, vol. 30, no. 5, pp. 2383-2394, May 2015, doi: 10.1109/TPEL.2014.2338792.
- [4] R. C. Wu, K. Y. Lee and P. C. Liao, "Adjustment of Abrupt Drops in the C-V Curves of Various 4H-SiC MOSFETs and JBS Diodes," *IEEE Electron Device Letters*, vol. 46, no. 2, pp. 135–138, 2025, doi: 10.1109/LED.2024.3522278.
- [5] R. C. Wu, K. Y. Lee, Y. Y. Wen and P. C. Liao, "The Correlation of the Drain-source Capacitance Variation and the P-pillar Structures in a 4H-SiC Quasi Super Junction MOSFET," *Materials Science in Semiconductor Processing*, vol. 178, 108413, 2024, doi: 10.1016/j.mssp.2024.108413.
- [6] A. Agarwal, K. Han, and B. J. Baliga, "Impact of Cell Topology on Characteristics of 600V 4H-SiC Planar MOSFETs," *IEEE Electron Device Letters*, vol. 40, no. 5, pp. 773-776, 2019, doi: 10.1109/LED.2019.2908078.
- [7] H. Wu, H. Luo, J. Zhang, B. Zheng, R. Wang, and X. Chen, "Comparison and Analysis on Static and Dynamic Performance of 1.2-kV SiC Planar MOSFETs with Different Cell Topologies," *Materials Science in Semiconductor Processing*, vol. 184, 108849, 2024, doi: 10.1016/j.mssp.2024.108849.
- [8] Z. Y. Ye, L. Liu, Y. Yao, M. Z. Lin and P. F. Wang, "Fabrication of a 650V Superjunction MOSFET with Built-in MOS-Channel Diode for Fast Reverse Recovery," in *IEEE Electron Device Letters*, vol. 40, no. 7, pp. 1159-1162, July 2019, doi: 10.1109/LED.2019.2915008.
- [9] S. Roy, A. Bhattacharyya, C. Peterson, S. Krishnamoorthy, " $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Lateral High-Permittivity Dielectric Superjunction Schottky Barrier Diode with 1.34 GW/cm<sup>2</sup> Power Figure of Merit," *IEEE Electron Device Letters*, 43(12), 2037-2040, 2022, doi: 10.1109/LED.2022.3216302.