

Characterization of 4H-SiC Lateral MOSFETs Up to 773 K

Nicola Rinaldi^{1,a*}, Luigi Di Benedetto^{1,b}, Mathias Rommel^{2,c},
Alexander May^{2,d}, Leander Baier^{2,e}, Rosalba Liguori^{1,f}, Alfredo Rubino^{1,g}
and Gian Domenico Licciardo^{1,h}

¹Department of Industrial Engineering, University of Salerno, Via Giovanni Paolo II, 132, Fisciano, Italy

²Fraunhofer Institute for Integrated Systems and Device Technology, IISB, Schottkystraße 10, Erlangen, Germany

^{a*}ninaldi@unisa.it, ^bldibenedetto@unisa.it, ^cmathias.rommel@iisb.fraunhofer.de,
^dalexander.may@iisb.fraunhofer.de, ^eleander.baier@iisb.fraunhofer.de, ^frliguori@unisa.it,
^garubino@unisa.it, ^hgdlicciardo@unisa.it

Keywords: high temperature, 4H-SiC lateral MOSFETs, 4H-SiC CMOS technology.

Abstract. Experimental analysis of 4H-SiC lateral MOSFETs characteristics up to 773K is shown. The reduction of threshold voltage, V_{TH} , and the increase of the field effect channel mobility, μ_{CH} , with temperature cause an increase of MOSFET current up to 623K. However, when scattering with lattice vibration starts to be predominant, μ_{CH} decreases with an abrupt drop at 773K, reducing MOSFET current. Channel resistance, R_{CH} , decreases with the temperature up to the range between 523 K and 573 K, implying possible thermal instability effects. However, when the temperature increases over this range, the thermal scattering predominates and R_{CH} again increases, ensuring thermal stability of MOSFETs.

Introduction

Electron devices capable of operating at high temperature condition are required for harsh environment applications. To this aim, wide band-gap semiconductors are the most suitable [1]. 4H-SiC CMOS technology is emerging among others, such as JFET [2, 3] and BJT ones [4], thanks to the ease of manufacturing and the possibility of easily achieving complementarity, necessary requirement for integrated circuits, ICs, design. However, there is still a lack of knowledge about electrical behaviour of single lateral NMOSFETs and PMOSFETs under high temperature operation, which is a starting point to understand and to improve technology performances and applications. Experimental characteristics of 4H-SiC lateral MOSFETs have been shown up to 773K [5, 6], however they are limited to devices with wide channel width, i.e. $W=100\mu\text{m}$ and $W=150\mu\text{m}$, which are unusual for ICs design. Also, sensors based on diode connected MOSFETs have been shown up to 873K [7], but the analysis is not supported by key physical parameters, like threshold voltage, V_{TH} , and channel mobility, μ_{CH} . Moreover, in [8] experimental characteristics of 4H-SiC lateral MOSFETs have been analyzed in a limited temperature range, i.e. up to 573K, and the effects of interface state defects are evaluated through numerical simulation tools. However, in [5-8] no considerations regarding thermal stability of devices through the extracted channel resistance have been provided. In this paper, we experimentally investigate the I-V characteristics of 4H-SiC lateral MOSFETs up to 773K, through the extraction of physical parameters like V_{TH} and μ_{CH} . Moreover, thermal stability analysis has been done through the extracted channel resistance.

Device Structure and Experimental Set-Up

Lateral MOSFETs have been fabricated in 4H-SiC CMOS Fraunhofer IISB's Technology [9]. A 10^{15} cm^{-3} Nitrogen doped epitaxial layer is grown on a SiC n-type $350 \mu\text{m}$ 4° off-axis (0001) substrate. Aluminum and Nitrogen ion implantation, followed by a 1973 K, 30 min, thermal annealing in Argon environment is performed for p-type and n-type doped regions. Resulting in a p-well with a doping

concentration of 10^{17} cm^{-3} and in a n-well with 10^{16} cm^{-3} , whereas source and drain regions have a $5 \cdot 10^{19} \text{ cm}^{-3}$ doping concentration. The gate oxide is thermally grown at 1300°C and a post-oxidation annealing in NO environment is performed at 1300°C to reduce the interface state density. It results in a 55 nm SiO_2 thick gate oxide with an oxide capacitance, C_{OX} , of 62.8 nF/cm^2 . A 500 nm n-type PolySilicon is deposited for the gate electrode, and a further 400nm-thick oxide is deposited to gate electrode isolation. NiAl and Ti/Al are used for n-type and p-type contact materials. $\text{SiO}_2/\text{Si}_3\text{N}_4/\text{SiO}_2$ stack is deposited by plasma enhanced chemical vapor deposition (PECVD) to isolate metals layers. These are made by Ti/Pt to allow high temperature operation [10]. Fabricated NMOSFET and PMOSFET have both channel width, $W=24\mu\text{m}$, and channel length, $L=6\mu\text{m}$.

Measurements have been performed in ambient atmosphere by heating the devices with a 630W G.Maier Elektrotechnik GmbH hotplate and measuring with a Keithley SCS-4200, a SUSS PM5 probe station and with Signatone Corporation manipulators equipped with Tungsten high temperature probe tips.

Results and Discussion

High Temperature Characteristics.

I-V-T characteristics have been performed in $T \in [298;773]$ with a $\Delta T=50\text{K}$. The output characteristics, at $|V_{\text{GS}}|=20\text{V}$, of lateral NMOSFET and PMOSFET are shown in Fig.1.a)-b), respectively, whereas trans-characteristics, at $|V_{\text{DS}}|=0.1\text{V}$, are in Fig. 1.c)-d), both devices have $W=24\mu\text{m}$ and $L=6\mu\text{m}$.




Fig. 1. Output characteristics, $|V_{\text{GS}}|=20\text{V}$, of a) NMOSFET and b) PMOSFET, and trans-characteristics, $|V_{\text{DS}}|=0.1\text{V}$ of c) NMOSFET and d) PMOSFET. Both with $L=6\mu\text{m}$ and $W=24\mu\text{m}$, $V_{\text{BS}}=0\text{V}$, and $T \in [298;773]$ with $\Delta T=50\text{K}$.

NMOSFET current increases with temperature by 100% up to 573K and for $V_{\text{GS}}=V_{\text{DS}}=20\text{V}$. Then, it increases by only 3.6% in $T \in [623;723] \text{ K}$ (see Fig.1.a)) and at $T=773\text{K}$ it decreases, as can be also observed in $I_{\text{DS}}-V_{\text{GS}}$ characteristics of Fig. 1.c). Similarly, as shown in Fig.1.b), PMOSFET current increases up to $T=573\text{K}$ by 125% at $V_{\text{SG}}=V_{\text{SD}}=20\text{V}$, then it reduces at $T=773\text{K}$ by -2.67%.

To explain MOSFET electrical behavior, key physical parameters, like threshold voltage and channel mobility have been extracted and their temperature behavior linked to MOSFET ones.

Threshold Voltage.

V_{TH} has been extracted, for both NMOSFET and PMOSFET, from the trans-characteristics of Fig.1.c)-d) with the extrapolation in linear region method [11]. Both MOSFETs show a non-linear reduction with temperature increase, as shown in Fig. 2. The non-linearity can be explained through V_{TH} equation [12]:

$$V_{TH} = \varphi_{ms} + 2\psi_B + \frac{\sqrt{4\epsilon_{SiC}qN_A\psi_B}}{C_{ox}} + \frac{qQ_f}{C_{ox}} + \frac{qD_{it}(T)}{C_{ox}} \quad (1)$$

where φ_{ms} is the work function difference between the n-type Polysilicon and SiC, ψ_B the difference between the Fermi potential with respect to the midgap, ϵ_{SiC} the 4H-SiC dielectric permittivity, q the elementary charge, N_A p-well doping concentration, Q_f the fixed charge, and $D_{it}(T)$ the temperature dependent interface defects. The high density of SiO₂/4H-SiC interface defects and their temperature dependence introduce non-linearity [13-15], being directly linked to V_{TH} through Eq.1.




Fig. 2. $V_{TH} - T$ dependence for NMOSFET and PMOSFET in $T \in [298;773]$ with $\Delta T=50K$.

Channel Mobility

μ_{CH} has been extracted from trans-characteristics of Fig.1.c)-d) according to:

$$\mu_{CH} = \left. \frac{dI_{DS}}{dV_{GS}} \right|_{V_{DS}=0.1V} \frac{L}{V_{DS}C_{ox}W} \quad (2)$$

Both NMOSFET and PMOSFET show an increase of field effect channel mobility peak up to $T=523K$, then it starts to decrease (see Fig.3). Indeed, it increases up to $\mu_{CH, N peak}=21.75cm^2/Vs$ and $\mu_{CH, P peak}=8.25cm^2/Vs$ for NMOSFET and PMOSFET, respectively, whereas a minimum value is observed at $T=773K$, with $\mu_{CH, N peak}=14.28cm^2/Vs$ and $\mu_{CH, P peak}=6.78cm^2/Vs$. This behaviour can be explained in this way: the reduction of interface trapped charge with temperature causes a reduction of Coulomb scattering, allowing the channel mobility increase [16], but when the thermal scattering starts to be dominant the channel mobility decreases [12].




Fig. 3. Extracted channel mobility for a) NMOSFET and b) PMOSFET, at $|V_{DS}|=0.1V$ in $T \in [298;773]$ K.

The combined effect of V_{TH} -reduction and μ_{CH} -increase with temperature causes a MOSFET's current increase up to $T=623K$. However, when the reduction of channel mobility, due to thermal scattering starts to dominate, $|I_{DS}|$ reduces, as can be seen at $T=773K$ of Fig.1.c)-d).

Channel Resistance.

The current thermal behaviour explains channel resistance, R_{CH} , temperature behaviour, which is shown in Fig.4. R_{CH} has been extracted for both NMOSFET and PMOSFET from the output characteristics of Fig.1.a)-b) at $|V_{DS}|=0.1V$, by subtracting parasitic series resistance contribution, due to the implanted regions and contact resistance [17]. n-Channel resistance reaches a minimum at $T=573K$ of $11.5k\Omega$, whereas p-Channel resistance minimum of $36k\Omega$ is at $T=523K$. such reduction implies an increase of the current with temperature, in those applications where a bias voltage is applied, and therefore a possible self-heating effect can induce a thermal instability of the devices. However, the further increase of resistance at higher temperatures, as shown in Fig.4, reduces the thermal-run-away of the current, allowing a thermally stable device.




Fig. 4. R_{CH} - T of a) NMOSFET and b) PMOSFET in $T \in [298;773]$ K, at $|V_{GS}|=20V$ and $|V_{DS}|=0.1V$.

Summary

Experimental analysis of 4H-SiC lateral MOSFET is shown between 298K and 773K. The MOSFET current temperature behavior can be related to the V_{TH} and μ_{CH} temperature dependence. The current increases up to $T=623K$ and it stays almost constant in $T \in [623; 723]$ K. However, $|I_{DS}|$ starts to abruptly decrease when scattering carriers with lattice vibration becomes predominant on channel mobility, which abruptly decreases. Analysis of $R_{CH} - T$ behavior shows that possible self-heating problems could be due to decrease of R_{CH} with temperature. However, the R_{CH} increase at higher temperature guarantees the thermal stability of MOSFETs.

References

- [1] P. G. Neudeck, R.S. Okojie, L.Y. Chen. High-temperature electronics-a role for wide bandgap semiconductors?. Proceedings of the IEEE 90.6 (2002): 1065-1076.
- [2] Spry, D. J., Neudeck, P. G., Chen, L., Lukco, D., Chang, C. W., & Beheim, G. M. (2016). Prolonged 500° C demonstration of 4H-SiC JFET ICs with two-level interconnect. IEEE Electron Device Letters, 37(5), 625-628.
- [3] M. Kaneko, M. Nakajima, Q. Jin, T. Kimoto, SiC complementary junction field-effect transistor logic gate operation at 623 K. IEEE Electron Device Letters 43.7 (2022): 997-1000.
- [4] L. Lanni, B.G. Malm, M. Östling, C.M. Zetterling, Lateral pnp transistors and complementary SiC bipolar technology. IEEE electron device letters 35.4 (2014): 428-430.
- [5] Z. Dong, Y. Bai, C. Yang, Y. Tang, J. Hao, X. Li, X. Tian, X. Liu, Impact of Temperature on Digital Integrated Circuits in a 4H-SiC CMOS Technology. IEEE Transactions on Electron Devices (2024).
- [6] J. Mo, Y. Niu, A. May, M. Rommel, C. Rossi, J. Romijn, G. Zhang, S. Vollebregt, An analog to digital converter in a SiC CMOS technology for high-temperature applications. Applied Physics Letters 124.15 (2024).
- [7] J. Mo, J. Li, A. May, M. Rommel, S. Vollebregt, G. Zhang, Temperature Sensing Elements for Harsh Environments in a 4H-SiC CMOS Technology. IEEE Transactions on Electron Devices (2024).
- [8] H. Wang, P. Lai, A. Abbasi, M.M. Hossain, A. Faruque, H.A. Mantooh, Z. Chen. Characterization of Silicon Carbide Low-Voltage n/p-Channel MOSFETs at High Temperatures. IEEE Journal of the Electron Devices Society (2024).
- [9] N. Rinaldi, M. Rommel, A. May, R. Liguori, A. Rubino, G.D. Licciardo, L. Di Benedetto, A 4H-SiC NMOSFET-based temperature sensor operating between 14K and 481K." IEEE Electron Device Letters (2024).
- [10] R.M. Tiggelaar, R.G.P. Sanders, A.W. Groenland, J.G.E. Gardeniers, Stability of thin platinum films implemented in high temperature microdevices, Sensors and Actuators A: Physical 152.1 (2009): 39-47.
- [11] A. Ortiz-Conde, F.J.G. Sanchez, J.J. Liou, A. Cerdeira, M. Estrada, Y. Yue, A review of recent MOSFET threshold voltage extraction methods. Microelectronics reliability 42.4-5 (2002): 583-596.
- [12] S.M. Sze, K.K. Ng, Physics of semiconductor devices. John Wiley & sons, 2007.
- [13] G.D. Licciardo, L. Di Benedetto, S. Bellone, Modeling of the SiO₂/SiC interface-trapped charge as a function of the surface potential in 4H-SiC vertical-DMOSFET. IEEE Transactions on Electron Devices 63.4 (2016): 1783-1787.

- [14] S. L. Rumyantsevet, M.S. Shur, M.E. Levinshtein, P.A. Ivanov, J.W. Palmour, A.K. Agarwal, B.A. Hull, S.H. Ryu. Channel mobility and on-resistance of vertical double implanted 4H-SiC MOSFETs at elevated temperatures. *Semiconductor science and technology* 24.7 (2009): 075011.
- [15] S. Harada, R. Kosugi, J.Senzaki, S. Suzuki, W.J. Cho, K. Fukuda, K. Arai. Temperature dependences of channel mobility and threshold voltage in 4H-and 6H-SiC MOSFETs. *MRS Online Proceedings Library* 640.1 (2000): 37.
- [16] V. Uhnevionak, A. Burenkov, C. Strenger, G. Ortiz, E. Badel-Pereira, V.Mortet, F. Cristiano, A.J. Bauer, P.Pichler. Comprehensive study of electron scattering mechanisms in 4H-SiC MOSFETs, *IEEE Transactions on Electron Devices* 62.8 (2015): 2562-2570.
- [17] M. Rommel, A. May, L. Baier, N.Böttcher, M. Jank, Investigation of Ohmic Contacts and Resistances of a 4H-SiC CMOS Technology up to 550 Degrees C. *Journal of Microelectronics and Electronic Packaging* 21.4 (2024): 73-79.