Experimental Investigations of Silicon Wafer Grinding

Abstract:

Article Preview

The majority of integrated circuits are built on silicon wafers. To manufacture high-quality silicon wafers, a series of processes are needed. After a wire sawing process slices silicon ingots into wafers, grinding processes can be used to flatten the sliced wafers. This paper reports three experimental investigations on wafer grinding. The first investigation was to study the effectiveness of soft-pad grinding in removing the wire-sawing induced waviness. The second was to explore the capability of grinding in achieving super flatness. The third was to study the effects of grinding parameters on wafer flatness.

Info:

Periodical:

Edited by:

Dongming Guo, Tsunemoto Kuriyagawa, Jun Wang and Jun’ichi Tamaki

Pages:

361-366

Citation:

J.H. Liu et al., "Experimental Investigations of Silicon Wafer Grinding ", Key Engineering Materials, Vol. 329, pp. 361-366, 2007

Online since:

January 2007

Export:

Price:

$38.00

[1] G.S. May and S.M. Sze: Fundamentals of Semiconductor Fabrication (Wiley Publications, New York 2004).

[2] P. Van Zant: Microchip Fabrication (McGraw-Hill Publications, New York 2000).

[3] K.V. Ravi: Solid State Phenomena, Vol. 69-70 (1999), pp.103-111.

[4] R. Vandamme, Y. Xin and Z.J. Pei: Method of processing semiconductor wafers, US Patent 6, 114, 245, (2000).

[5] W.J. Liu, Z.J. Pei and X.J. Xin: Journal of Materials Processing Technology, Vol. 129 (2002), pp.2-9.

[6] Z.J. Pei, Graham R. Fisher, Milind Bhagavat and S. Kassir: International Journal of Machine Tools & Manufacture, Vol. 45 (2005), pp.1140-1151.

DOI: https://doi.org/10.1016/j.ijmachtools.2004.12.006

[7] Z.J. Pei, S. Kassir, Milind Bhagavat and Graham R. Fisher: International Journal of Machine Tools & Manufacture, Vol. 44 (2004), pp.297-304.

[8] S. M. Kassir and T.A. Walsh: Grinding process and apparatus for planarizing sawed wafers, US Patent 5, 964, 646, (1999).

[9] M. Kulkarni and A. Desai: Silicon wafering process flow, US Patent 6, 294, 469, (2001).

[10] H.S. Oh and H.L. Lee: Japanese Journal of Applied Physics, Vol. 40 (2001), pp.5300-5301.

[11] SEMI, Specifications for Polished Mono-crystalline Silicon Wafers, SEMI M1-0600, Semiconductor Equipment and Materials International, San Jose, CA, (2000).

Fetching data from Crossref.
This may take some time to load.